OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32imc/] [src/] [C-ADDI4SPN.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# RISC-V Compliance Test RV32IMC-C.ADDI4SPN-01
2
#
3
# Copyright (c) 2018, Imperas Software Ltd.
4
# All rights reserved.
5
#
6
# Redistribution and use in source and binary forms, with or without
7
# modification, are permitted provided that the following conditions are met:
8
#      * Redistributions of source code must retain the above copyright
9
#        notice, this list of conditions and the following disclaimer.
10
#      * Redistributions in binary form must reproduce the above copyright
11
#        notice, this list of conditions and the following disclaimer in the
12
#        documentation and/or other materials provided with the distribution.
13
#      * Neither the name of the Imperas Software Ltd. nor the
14
#        names of its contributors may be used to endorse or promote products
15
#        derived from this software without specific prior written permission.
16
#
17
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
18
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
19
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
20
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Imperas Software Ltd. BE LIABLE FOR ANY
21
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
22
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
23
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
24
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
26
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
#
28
# Specification: RV32IMC Base Integer Instruction Set, Version 2.0
29
# Description: Testing instruction C.ADDI4SPN.
30
 
31
#include "test_macros.h"
32
#include "compliance_test.h"
33
#include "compliance_io.h"
34
 
35
RV_COMPLIANCE_RV32M
36
 
37
RV_COMPLIANCE_CODE_BEGIN
38
 
39
        RVTEST_IO_INIT
40
        RVTEST_IO_ASSERT_GPR_EQ(x0, 0x00000000)
41
        RVTEST_IO_WRITE_STR("Test Begin Reserved regs ra(x1) a0(x10) t0(x5)\n")
42
 
43
    # initialize SP
44
    li  x2, 0x0
45
 
46
        # ---------------------------------------------------------------------------------------------
47
 
48
        RVTEST_IO_WRITE_STR("# Test number 1 - corner cases\n")
49
 
50
        # address for test results
51
        la      x1, test_1_res
52
 
53
        TEST_CADDI4SPN(x12, 0x4, 0x4, x1, 0)
54
 
55
        # ---------------------------------------------------------------------------------------------
56
 
57
        RVTEST_IO_WRITE_STR("# Test number 2 - corner cases\n")
58
 
59
        # address for test results
60
        la      x1, test_2_res
61
 
62
        TEST_CADDI4SPN(x13, 0x8, 0x8, x1, 0)
63
 
64
        # ---------------------------------------------------------------------------------------------
65
 
66
        RVTEST_IO_WRITE_STR("# Test number 3 - corner cases\n")
67
 
68
        # address for test results
69
        la      x1, test_3_res
70
 
71
        TEST_CADDI4SPN(x14, 0xc, 0xc, x1, 0)
72
 
73
        # ---------------------------------------------------------------------------------------------
74
 
75
        RVTEST_IO_WRITE_STR("# Test number 4 - corner cases\n")
76
 
77
        # address for test results
78
        la      x1, test_4_res
79
 
80
        TEST_CADDI4SPN(x15, 0x10, 0x10, x1, 0)
81
 
82
        # ---------------------------------------------------------------------------------------------
83
 
84
        RVTEST_IO_WRITE_STR("# Test number 5 - corner cases\n")
85
 
86
        # address for test results
87
        la      x1, test_5_res
88
 
89
        TEST_CADDI4SPN(x8, 0x3fc, 0x3fc, x1, 0)
90
 
91
        RVTEST_IO_WRITE_STR("Test End\n")
92
 
93
        # ---------------------------------------------------------------------------------------------
94
 
95
        RV_COMPLIANCE_HALT
96
 
97
RV_COMPLIANCE_CODE_END
98
 
99
# Input data section.
100
        .data
101
 
102
# Output data section.
103
RV_COMPLIANCE_DATA_BEGIN
104
test_1_res:
105
        .fill 1, 4, -1
106
test_2_res:
107
        .fill 1, 4, -1
108
test_3_res:
109
        .fill 1, 4, -1
110
test_4_res:
111
        .fill 1, 4, -1
112
test_5_res:
113
        .fill 1, 4, -1
114
 
115
RV_COMPLIANCE_DATA_END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.