OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32ui/] [rv64ui/] [subw.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# See LICENSE for license details.
2
 
3
#*****************************************************************************
4
# subw.S
5
#-----------------------------------------------------------------------------
6
#
7
# Test subw instruction.
8
#
9
 
10
#include "riscv_test.h"
11
#include "test_macros.h"
12
 
13
RVTEST_RV64U
14
RVTEST_CODE_BEGIN
15
 
16
  #-------------------------------------------------------------
17
  # Arithmetic tests
18
  #-------------------------------------------------------------
19
 
20
  TEST_RR_OP( 2,  subw, 0x0000000000000000, 0x0000000000000000, 0x0000000000000000 );
21
  TEST_RR_OP( 3,  subw, 0x0000000000000000, 0x0000000000000001, 0x0000000000000001 );
22
  TEST_RR_OP( 4,  subw, 0xfffffffffffffffc, 0x0000000000000003, 0x0000000000000007 );
23
 
24
  TEST_RR_OP( 5,  subw, 0x0000000000008000, 0x0000000000000000, 0xffffffffffff8000 );
25
  TEST_RR_OP( 6,  subw, 0xffffffff80000000, 0xffffffff80000000, 0x0000000000000000 );
26
  TEST_RR_OP( 7,  subw, 0xffffffff80008000, 0xffffffff80000000, 0xffffffffffff8000 );
27
 
28
  TEST_RR_OP( 8,  subw, 0xffffffffffff8001, 0x0000000000000000, 0x0000000000007fff );
29
  TEST_RR_OP( 9,  subw, 0x000000007fffffff, 0x000000007fffffff, 0x0000000000000000 );
30
  TEST_RR_OP( 10, subw, 0x000000007fff8000, 0x000000007fffffff, 0x0000000000007fff );
31
 
32
  TEST_RR_OP( 11, subw, 0x000000007fff8001, 0xffffffff80000000, 0x0000000000007fff );
33
  TEST_RR_OP( 12, subw, 0xffffffff80007fff, 0x000000007fffffff, 0xffffffffffff8000 );
34
 
35
  TEST_RR_OP( 13, subw, 0x0000000000000001, 0x0000000000000000, 0xffffffffffffffff );
36
  TEST_RR_OP( 14, subw, 0xfffffffffffffffe, 0xffffffffffffffff, 0x0000000000000001 );
37
  TEST_RR_OP( 15, subw, 0x0000000000000000, 0xffffffffffffffff, 0xffffffffffffffff );
38
 
39
  #-------------------------------------------------------------
40
  # Source/Destination tests
41
  #-------------------------------------------------------------
42
 
43
  TEST_RR_SRC1_EQ_DEST( 16, subw, 2, 13, 11 );
44
  TEST_RR_SRC2_EQ_DEST( 17, subw, 3, 14, 11 );
45
  TEST_RR_SRC12_EQ_DEST( 18, subw, 0, 13 );
46
 
47
  #-------------------------------------------------------------
48
  # Bypassing tests
49
  #-------------------------------------------------------------
50
 
51
  TEST_RR_DEST_BYPASS( 19, 0, subw, 2, 13, 11 );
52
  TEST_RR_DEST_BYPASS( 20, 1, subw, 3, 14, 11 );
53
  TEST_RR_DEST_BYPASS( 21, 2, subw, 4, 15, 11 );
54
 
55
  TEST_RR_SRC12_BYPASS( 22, 0, 0, subw, 2, 13, 11 );
56
  TEST_RR_SRC12_BYPASS( 23, 0, 1, subw, 3, 14, 11 );
57
  TEST_RR_SRC12_BYPASS( 24, 0, 2, subw, 4, 15, 11 );
58
  TEST_RR_SRC12_BYPASS( 25, 1, 0, subw, 2, 13, 11 );
59
  TEST_RR_SRC12_BYPASS( 26, 1, 1, subw, 3, 14, 11 );
60
  TEST_RR_SRC12_BYPASS( 27, 2, 0, subw, 4, 15, 11 );
61
 
62
  TEST_RR_SRC21_BYPASS( 28, 0, 0, subw, 2, 13, 11 );
63
  TEST_RR_SRC21_BYPASS( 29, 0, 1, subw, 3, 14, 11 );
64
  TEST_RR_SRC21_BYPASS( 30, 0, 2, subw, 4, 15, 11 );
65
  TEST_RR_SRC21_BYPASS( 31, 1, 0, subw, 2, 13, 11 );
66
  TEST_RR_SRC21_BYPASS( 32, 1, 1, subw, 3, 14, 11 );
67
  TEST_RR_SRC21_BYPASS( 33, 2, 0, subw, 4, 15, 11 );
68
 
69
  TEST_RR_ZEROSRC1( 34, subw, 15, -15 );
70
  TEST_RR_ZEROSRC2( 35, subw, 32, 32 );
71
  TEST_RR_ZEROSRC12( 36, subw, 0 );
72
  TEST_RR_ZERODEST( 37, subw, 16, 30 );
73
 
74
  TEST_PASSFAIL
75
 
76
RVTEST_CODE_END
77
 
78
  .data
79
RVTEST_DATA_BEGIN
80
 
81
  TEST_DATA
82
 
83
RVTEST_DATA_END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.