OpenCores
URL https://opencores.org/ocsvn/fwrisc/fwrisc/trunk

Subversion Repositories fwrisc

[/] [fwrisc/] [trunk/] [ve/] [fwrisc/] [tests/] [riscv-compliance/] [riscv-test-suite/] [rv32ui/] [rv64ui/] [sw.S] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mballance
# See LICENSE for license details.
2
 
3
#*****************************************************************************
4
# sw.S
5
#-----------------------------------------------------------------------------
6
#
7
# Test sw instruction.
8
#
9
 
10
#include "riscv_test.h"
11
#include "compliance_test.h"
12
#include "compliance_io.h"
13
#include "aw_test_macros.h"
14
 
15
 
16
 
17
RVTEST_RV64U
18
RVTEST_CODE_BEGIN
19
 
20
  #-------------------------------------------------------------
21
  # Basic tests
22
  #-------------------------------------------------------------
23
 
24
  TEST_ST_OP( 2, lw, sw, 0x0000000000aa00aa, 0,  tdat );
25
  TEST_ST_OP( 3, lw, sw, 0xffffffffaa00aa00, 4,  tdat );
26
  TEST_ST_OP( 4, lw, sw, 0x000000000aa00aa0, 8,  tdat );
27
  TEST_ST_OP( 5, lw, sw, 0xffffffffa00aa00a, 12, tdat );
28
 
29
  # Test with negative offset
30
 
31
  TEST_ST_OP( 6, lw, sw, 0x0000000000aa00aa, -12, tdat8 );
32
  TEST_ST_OP( 7, lw, sw, 0xffffffffaa00aa00, -8,  tdat8 );
33
  TEST_ST_OP( 8, lw, sw, 0x000000000aa00aa0, -4,  tdat8 );
34
  TEST_ST_OP( 9, lw, sw, 0xffffffffa00aa00a, 0,   tdat8 );
35
 
36
  # Test with a negative base
37
 
38
  TEST_CASE( 10, x5, 0x12345678, \
39
    la  x1, tdat9; \
40
    li  x2, 0x12345678; \
41
    addi x4, x1, -32; \
42
    sw x2, 32(x4); \
43
    lw x5, 0(x1); \
44
  )
45
 
46
  # Test with unaligned base
47
 
48
  TEST_CASE( 11, x5, 0x58213098, \
49
    la  x1, tdat9; \
50
    li  x2, 0x58213098; \
51
    addi x1, x1, -3; \
52
    sw x2, 7(x1); \
53
    la  x4, tdat10; \
54
    lw x5, 0(x4); \
55
  )
56
 
57
  #-------------------------------------------------------------
58
  # Bypassing tests
59
  #-------------------------------------------------------------
60
 
61
  TEST_ST_SRC12_BYPASS( 12, 0, 0, lw, sw, 0xffffffffaabbccdd, 0,  tdat );
62
  TEST_ST_SRC12_BYPASS( 13, 0, 1, lw, sw, 0xffffffffdaabbccd, 4,  tdat );
63
  TEST_ST_SRC12_BYPASS( 14, 0, 2, lw, sw, 0xffffffffddaabbcc, 8,  tdat );
64
  TEST_ST_SRC12_BYPASS( 15, 1, 0, lw, sw, 0xffffffffcddaabbc, 12, tdat );
65
  TEST_ST_SRC12_BYPASS( 16, 1, 1, lw, sw, 0xffffffffccddaabb, 16, tdat );
66
  TEST_ST_SRC12_BYPASS( 17, 2, 0, lw, sw, 0xffffffffbccddaab, 20, tdat );
67
 
68
  TEST_ST_SRC21_BYPASS( 18, 0, 0, lw, sw, 0x00112233, 0,  tdat );
69
  TEST_ST_SRC21_BYPASS( 19, 0, 1, lw, sw, 0x30011223, 4,  tdat );
70
  TEST_ST_SRC21_BYPASS( 20, 0, 2, lw, sw, 0x33001122, 8,  tdat );
71
  TEST_ST_SRC21_BYPASS( 21, 1, 0, lw, sw, 0x23300112, 12, tdat );
72
  TEST_ST_SRC21_BYPASS( 22, 1, 1, lw, sw, 0x22330011, 16, tdat );
73
  TEST_ST_SRC21_BYPASS( 23, 2, 0, lw, sw, 0x12233001, 20, tdat );
74
 
75
  TEST_PASSFAIL
76
 
77
RVTEST_CODE_END
78
 
79
  .data
80
 
81
tdat:
82
tdat1:  .word 0xdeadbeef
83
tdat2:  .word 0xdeadbeef
84
tdat3:  .word 0xdeadbeef
85
tdat4:  .word 0xdeadbeef
86
tdat5:  .word 0xdeadbeef
87
tdat6:  .word 0xdeadbeef
88
tdat7:  .word 0xdeadbeef
89
tdat8:  .word 0xdeadbeef
90
tdat9:  .word 0xdeadbeef
91
tdat10: .word 0xdeadbeef
92
 
93
RV_COMPLIANCE_DATA_BEGIN
94
test_res:
95
    .fill 40, 4, -1
96
RV_COMPLIANCE_DATA_END
97
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.