OpenCores
URL https://opencores.org/ocsvn/g729a_codec/g729a_codec/trunk

Subversion Repositories g729a_codec

[/] [g729a_codec/] [trunk/] [SYN/] [ALTERA/] [README.txt] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 madsilicon
---------------------------------------------------------------
2
-- G.729A Codec self-test module synthesis script
3
---------------------------------------------------------------
4
 
5
Tcl script g729a_selftest_syn.tcl creates a Quartus II project
6
synthesizing G.729A codec self-test module and mapping it to
7
the Cyclone III FPGA on the NEEK development board.
8
 
9
The script has been generated and tested using Quartus II ver.
10
9.1.
11
 
12
If the self-test module is succesfully synthesized, after
13
donwloading the resulting SOF file to the NEEK board, the board
14
LED's should be in the following state:
15 3 madsilicon
LED1 : on (test completed).
16
LED2 : on (test passed, no error).
17
LED3 : off (permanently tied to VCC, just a safety check).
18
LED4 : on (permanently tied to GND, just a safety check).
19 2 madsilicon
 
20
This directory includes all the design files required by the
21
project:
22
 
23
1) g729a_selftest_syn.tcl, tcl script creating self-test
24
module project. This script uses relative path "..\..\VHDL"
25
(pointing to VHDL directory in this release) to access source
26
files: modify this path if files are located elsewhere.
27
 
28
2) G729A_asip_romd.mif, G729A_asip_romd.mif,
29
G729A_codec_sti_rom.mif and G729A_codec_sto_rom.mif, these are
30
memory initialization files (written in Altera MIF format)
31
specifying data content for the various ROMs needed by the
32
self-test module. These files must reside in the project
33
directory for Quartus to find them.
34
 
35
3) G729A_codec_selftest.vhd, this file is a copy of the file
36
carrying the same name held in the VHDL directory, but with
37
constant USE_ROM_MIF set to '1' in order to use ROM models
38
suitable for synthesis with Altera tools (e.g. using the MIF
39
files of above).
40
 
41
4) g729a_syn.bdf, schematic file instantiating self-test module
42
and some inverter (required to change polarity to reset signal
43
and to signals driving LEDs on NEEK board). This schematic is
44
the project top-level module.
45
 
46
5) ext_clk.sdc, timing constraint file specifying input clock
47
parameters (for a matter of simplicity, self-test module is
48
directly connected to board oscillator 50MHz clock).
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.