URL
https://opencores.org/ocsvn/graphicsaccelerator/graphicsaccelerator/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
OmarMokhta |
Running: /media/sda9/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/omar/LineFPGA/Bresenhammer_Sim_isim_beh.exe -prj /home/omar/LineFPGA/Bresenhammer_Sim_beh.prj work.Bresenhammer_Sim
|
| 2 |
|
|
ISim O.40d (signature 0xfb738814)
|
| 3 |
|
|
Number of CPUs detected in this system: 2
|
| 4 |
|
|
Turning on mult-threading, number of parallel sub-compilation jobs: 4
|
| 5 |
|
|
Determining compilation order of HDL files
|
| 6 |
|
|
Parsing VHDL file "/home/omar/LineFPGA/Bresenhamer.vhd" into library work
|
| 7 |
|
|
Parsing VHDL file "/home/omar/LineFPGA/Bresenhammer_Sim.vhd" into library work
|
| 8 |
|
|
Starting static elaboration
|
| 9 |
|
|
Completed static elaboration
|
| 10 |
|
|
Fuse Memory Usage: 31812 KB
|
| 11 |
|
|
Fuse CPU Usage: 310 ms
|
| 12 |
|
|
Using precompiled package standard from library std
|
| 13 |
|
|
Using precompiled package std_logic_1164 from library ieee
|
| 14 |
|
|
Using precompiled package numeric_std from library ieee
|
| 15 |
|
|
Using precompiled package std_logic_arith from library ieee
|
| 16 |
|
|
Using precompiled package std_logic_unsigned from library ieee
|
| 17 |
|
|
Compiling architecture behavioral of entity bresenhamer [bresenhamer_default]
|
| 18 |
|
|
WARNING:Simulator:752 - Running 32 bit ISIM on 64 bit Linux
|
| 19 |
|
|
Compiling architecture behavior of entity bresenhammer_sim
|
| 20 |
|
|
Time Resolution for simulation is 1ps.
|
| 21 |
|
|
Compiled 8 VHDL Units
|
| 22 |
|
|
Built simulation executable /home/omar/LineFPGA/Bresenhammer_Sim_isim_beh.exe
|
| 23 |
|
|
Fuse Memory Usage: 69736 KB
|
| 24 |
|
|
Fuse CPU Usage: 340 ms
|
| 25 |
|
|
GCC CPU Usage: 660 ms
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.