OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [software/] [lib/] [mips/] [hf-risc.ld] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 serginhofr
ENTRY(_entry)
2
 
3
/* specify HF-RISC memory areas */
4
 
5
MEMORY
6
{
7
rom             : ORIGIN = 0x00000000, LENGTH = 256M    /* ROM area */
8
ram             : ORIGIN = 0x40000000, LENGTH = 256M    /* RAM area */
9
ram_top         : ORIGIN = 0x4ffffc00, LENGTH = 0x400   /* RAM area, 1KB reserved for the bootloader .bss + stack */
10
}
11
 
12
/* define a global symbol _stack  */
13
 
14
_stack = 0x4ffffffc;
15
 
16
/* now define the output sections  */
17
 
18
SECTIONS
19
{
20
        . = 0;
21
 
22
        .text :
23
        {
24
                *(.text.init)
25
        }
26
 
27
        .text :
28
        {
29
                _text = .;
30
                *(.text)
31
                *(.text.*)
32
                _etext = .;
33
        } > ram
34
 
35
        .rodata :
36
        {
37
                _rodata = .;
38
                *(.rodata)
39
                *(.rodata.*)
40
                _erodata = .;
41
        } > ram
42
 
43
        .data :
44
        {
45
                _data = .;
46
                *(.data)
47
                *(.data.*)
48
                _gp = . + 0x7ff0;
49
                *(.sdata)
50
                *(.sdata.*)
51
                . = ALIGN(16);
52
        } > ram
53
 
54
        _edata = .;
55
 
56
        .bss :
57
        {
58
                _bss_start = .;
59
                *(.sbss)
60
                *(.sbss.*)
61
                *(.bss)
62
                *(.bss.*)
63
                . = ALIGN(4);
64
                _bss_end = . ;
65
        } > ram
66
 
67
}
68
        _end = .;
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.