OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

[/] [hf-risc/] [trunk/] [software/] [lib/] [riscv/] [hf-risc.ld] - Blame information for rev 13

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 serginhofr
ENTRY(_entry)
2
 
3
/* specify HF-RISC memory areas */
4
 
5
MEMORY
6
{
7
rom             : ORIGIN = 0x00000000, LENGTH = 256M    /* ROM area*/
8
ram             : ORIGIN = 0x40000000, LENGTH = 256M    /* RAM area. */
9
ram_top         : ORIGIN = 0x4ffffc00, LENGTH = 0x400   /* RAM area. 1KB reserved for the bootloader .bss + stack */
10
}
11
 
12
/* define a global symbol _stack  */
13
 
14
_stack = 0x4ffffffc;
15
 
16
/* now define the output sections  */
17
 
18
SECTIONS
19
{
20
        . = 0;
21
 
22
        .text :
23
        {
24
                *(.text.init)
25
        }
26
 
27
        .text :
28
        {
29
                _text = .;
30
                *(.text)
31
                *(.text.*)
32
                _etext = .;
33
        } > ram
34
 
35
        .rodata :
36
        {
37
                _rodata = .;
38
                *(.rdata)
39
                *(.rodata)
40
                *(.rodata.*)
41
                _erodata = .;
42
        } > ram
43
 
44
        .data :
45
        {
46
                _data = .;
47
                *(.data)
48
                *(.data.*)
49
                _gp = . + 0x800;
50
                *(.sdata)
51
                *(.sdata.*)
52
                . = ALIGN(16);
53
        } > ram
54
 
55
        _edata = .;
56
 
57
        .bss :
58
        {
59
                _bss_start = .;
60
                *(.sbss)
61
                *(.sbss.*)
62
                *(.bss)
63
                *(.bss.*)
64
                . = ALIGN(4);
65
                _bss_end = . ;
66
        } > ram
67
 
68
        _end = .;
69
}
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.