OpenCores
URL https://opencores.org/ocsvn/layer2/layer2/trunk

Subversion Repositories layer2

[/] [layer2/] [trunk/] [vhdl/] [intercon/] [bench/] [icon.bat] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 idiolatrie
@echo off
2
 
3
pushd ..
4
pushd ..
5
set xrisc=%cd%
6
set icon=%xrisc%\intercon
7
set cpu=%xrisc%\cpu\rtl
8
set mem=%xrisc%\mem\rtl
9
set flash=%xrisc%\flash\rtl
10
set ddr=%xrisc%\ddr\rtl
11
set vga=%xrisc%\vga\rtl
12
set keyb=%xrisc%\keyb\rtl
13
set pit=%xrisc%\pit\rtl
14
set uart=%xrisc%\rs232\rtl
15
set rtl=%icon%\rtl
16
set tb=%icon%\bench
17
popd
18
popd
19
 
20
echo Compiling testbench for "cpu" ...
21
vlib work
22
vcom %cpu%\mips1.vhd %cpu%\tcpu.vhd %cpu%\icpu.vhd  %cpu%\fcpu.vhd %cpu%\gpr.vhd
23
vcom %cpu%\cpu.vhd %rtl%\iwb.vhd %cpu%\iwbm.vhd %cpu%\wbm.vhd
24
vcom %mem%\imem.vhd %xrisc%\sw\bin\data.vhd %mem%\mem.vhd
25
vcom %flash%\iflash.vhd %flash%\flash.vhd
26
REM vcom %ddr%\iddr.vhd %ddr%\ddr_init.vhd %ddr%\ddr.vhd
27
vcom %vga%\ivga.vhd %vga%\ram.vhd %vga%\rom.vhd %vga%\vga.vhd
28
vcom %keyb%\ikeyb.vhd %keyb%\keyb.vhd
29
vcom %pit%\ipit.vhd %pit%\pit.vhd
30
vcom %uart%\iuart.vhd %uart%\uartr.vhd %uart%\uartt.vhd
31
vcom %rtl%\icon.vhd %rtl%\intercon.vhd %tb%\tb_icon.vhd
32
 
33
vsim -do icon.do tb_icon tb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.