OpenCores
URL https://opencores.org/ocsvn/lcd/lcd/trunk

Subversion Repositories lcd

[/] [lcd/] [web_uploads/] [struct.shtml] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 root
<html>
2
 
3
<head>
4
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
5
<meta name="GENERATOR" content="Microsoft FrontPage 4.0">
6
<meta name="ProgId" content="FrontPage.Editor.Document">
7
<title>D-Flip Flop Structural File</title>
8
</head>
9
 
10
<body bgcolor="#CCFFFF">
11
 
12
<p class="MsoNormal"><b><font size="4">D-Flip Flop structural file generated from D-Flip Flop
13
Behvioural File</font></b></p>
14
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;</p>
15
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">-- VHDL structural
16
description generated from `dffres`<o:p>
17
</o:p>
18
</p>
19
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">--<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
20
</span>date : Thu Dec<span style="mso-spacerun: yes">&nbsp; </span>7 16:20:50
21
2000<o:p>
22
</o:p>
23
</p>
24
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
25
</o:p>
26
</p>
27
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
28
</o:p>
29
</p>
30
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">-- Entity
31
Declaration<o:p>
32
</o:p>
33
</p>
34
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
35
</o:p>
36
</p>
37
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ENTITY dffres IS<o:p>
38
</o:p>
39
</p>
40
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
41
</span>PORT (<o:p>
42
</o:p>
43
</p>
44
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
45
</span>input : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
46
</span>-- input<o:p>
47
</o:p>
48
</p>
49
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
50
</span>clk : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
51
</span>-- clk<o:p>
52
</o:p>
53
</p>
54
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
55
</span>reset : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
56
</span>-- reset<o:p>
57
</o:p>
58
</p>
59
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
60
</span>output : out BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp; </span>--
61
output<o:p>
62
</o:p>
63
</p>
64
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
65
</span>vdd : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
66
</span>-- vdd<o:p>
67
</o:p>
68
</p>
69
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
70
</span>vss : in BIT<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
71
</span>-- vss<o:p>
72
</o:p>
73
</p>
74
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
75
</span>);<o:p>
76
</o:p>
77
</p>
78
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">END dffres;<o:p>
79
</o:p>
80
</p>
81
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
82
</o:p>
83
</p>
84
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">-- Architecture
85
Declaration<o:p>
86
</o:p>
87
</p>
88
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
89
</o:p>
90
</p>
91
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">ARCHITECTURE VST OF
92
dffres IS<o:p>
93
</o:p>
94
</p>
95
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
96
</span>COMPONENT ndrvp_y<o:p>
97
</o:p>
98
</p>
99
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
100
</span>port (<o:p>
101
</o:p>
102
</p>
103
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
104
</span>i : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
105
</span>-- i<o:p>
106
</o:p>
107
</p>
108
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
109
</span>f : out BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
110
</span>-- f<o:p>
111
</o:p>
112
</p>
113
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
114
</span>vdd : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
115
</span>-- vdd<o:p>
116
</o:p>
117
</p>
118
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
119
</span>vss : in BIT<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
120
</span>-- vss<o:p>
121
</o:p>
122
</p>
123
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
124
</span>);<o:p>
125
</o:p>
126
</p>
127
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
128
</span>END COMPONENT;<o:p>
129
</o:p>
130
</p>
131
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
132
</o:p>
133
</p>
134
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
135
</span>COMPONENT o2_y<o:p>
136
</o:p>
137
</p>
138
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
139
</span>port (<o:p>
140
</o:p>
141
</p>
142
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
143
</span>i0 : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
144
</span>-- i0<o:p>
145
</o:p>
146
</p>
147
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
148
</span>i1 : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
149
</span>-- i1<o:p>
150
</o:p>
151
</p>
152
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
153
</span>t : out BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
154
</span>-- t<o:p>
155
</o:p>
156
</p>
157
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
158
</span>vdd : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
159
</span>-- vdd<o:p>
160
</o:p>
161
</p>
162
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
163
</span>vss : in BIT<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
164
</span>-- vss<o:p>
165
</o:p>
166
</p>
167
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
168
</span>);<o:p>
169
</o:p>
170
</p>
171
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
172
</span>END COMPONENT;<o:p>
173
</o:p>
174
</p>
175
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
176
</o:p>
177
</p>
178
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
179
</span>COMPONENT no2_y<o:p>
180
</o:p>
181
</p>
182
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
183
</span>port (<o:p>
184
</o:p>
185
</p>
186
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
187
</span>i0 : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
188
</span>-- i0<o:p>
189
</o:p>
190
</p>
191
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
192
</span>i1 : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
193
</span>-- i1<o:p>
194
</o:p>
195
</p>
196
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
197
</span>f : out BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
198
</span>-- f<o:p>
199
</o:p>
200
</p>
201
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
202
</span>vdd : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
203
</span>-- vdd<o:p>
204
</o:p>
205
</p>
206
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
207
</span>vss : in BIT<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
208
</span>-- vss<o:p>
209
</o:p>
210
</p>
211
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
212
</span>);<o:p>
213
</o:p>
214
</p>
215
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
216
</span>END COMPONENT;<o:p>
217
</o:p>
218
</p>
219
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
220
</o:p>
221
</p>
222
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
223
</span>COMPONENT msdp2_y<o:p>
224
</o:p>
225
</p>
226
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
227
</span>port (<o:p>
228
</o:p>
229
</p>
230
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
231
</span>di : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
232
</span>-- di<o:p>
233
</o:p>
234
</p>
235
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
236
</span>ck : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
237
</span>-- ck<o:p>
238
</o:p>
239
</p>
240
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
241
</span>t : out BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
242
</span>-- t<o:p>
243
</o:p>
244
</p>
245
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
246
</span>vdd : in BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
247
</span>-- vdd<o:p>
248
</o:p>
249
</p>
250
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
251
</span>vss : in BIT<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
252
</span>-- vss<o:p>
253
</o:p>
254
</p>
255
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
256
</span>);<o:p>
257
</o:p>
258
</p>
259
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
260
</span>END COMPONENT;<o:p>
261
</o:p>
262
</p>
263
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
264
</o:p>
265
</p>
266
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
267
</span>SIGNAL auxsc3 : BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
268
</span>-- auxsc3<o:p>
269
</o:p>
270
</p>
271
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
272
</span>SIGNAL auxsc4 : BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
273
</span>-- auxsc4<o:p>
274
</o:p>
275
</p>
276
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
277
</span>SIGNAL auxsc5 : BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
278
</span>-- auxsc5<o:p>
279
</o:p>
280
</p>
281
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
282
</span>SIGNAL auxreg1 : BIT;<span style="mso-tab-count:1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
283
</span>-- auxreg1<o:p>
284
</o:p>
285
</p>
286
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
287
</o:p>
288
</p>
289
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">BEGIN<o:p>
290
</o:p>
291
</p>
292
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
293
</o:p>
294
</p>
295
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
296
</span>output : ndrvp_y<o:p>
297
</o:p>
298
</p>
299
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
300
</span>PORT MAP (<o:p>
301
</o:p>
302
</p>
303
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
304
</span>vss =&gt; vss,<o:p>
305
</o:p>
306
</p>
307
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
308
</span>vdd =&gt; vdd,<o:p>
309
</o:p>
310
</p>
311
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
312
</span>f =&gt; output,<o:p>
313
</o:p>
314
</p>
315
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
316
</span>i =&gt; auxreg1);<o:p>
317
</o:p>
318
</p>
319
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
320
</span>auxsc5 : ndrvp_y<o:p>
321
</o:p>
322
</p>
323
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
324
</span>PORT MAP (<o:p>
325
</o:p>
326
</p>
327
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
328
</span>vss =&gt; vss,<o:p>
329
</o:p>
330
</p>
331
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
332
</span>vdd =&gt; vdd,<o:p>
333
</o:p>
334
</p>
335
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
336
</span>f =&gt; auxsc5,<o:p>
337
</o:p>
338
</p>
339
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
340
</span>i =&gt; clk);<o:p>
341
</o:p>
342
</p>
343
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
344
</span>auxsc4 : o2_y<o:p>
345
</o:p>
346
</p>
347
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
348
</span>PORT MAP (<o:p>
349
</o:p>
350
</p>
351
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
352
</span>vss =&gt; vss,<o:p>
353
</o:p>
354
</p>
355
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
356
</span>vdd =&gt; vdd,<o:p>
357
</o:p>
358
</p>
359
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
360
</span>t =&gt; auxsc4,<o:p>
361
</o:p>
362
</p>
363
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
364
</span>i1 =&gt; auxsc3,<o:p>
365
</o:p>
366
</p>
367
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
368
</span>i0 =&gt; reset);<o:p>
369
</o:p>
370
</p>
371
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
372
</span>auxsc3 : no2_y<o:p>
373
</o:p>
374
</p>
375
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
376
</span>PORT MAP (<o:p>
377
</o:p>
378
</p>
379
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
380
</span>vss =&gt; vss,<o:p>
381
</o:p>
382
</p>
383
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
384
</span>vdd =&gt; vdd,<o:p>
385
</o:p>
386
</p>
387
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
388
</span>f =&gt; auxsc3,<o:p>
389
</o:p>
390
</p>
391
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
392
</span>i1 =&gt; input,<o:p>
393
</o:p>
394
</p>
395
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
396
</span>i0 =&gt; reset);<o:p>
397
</o:p>
398
</p>
399
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;
400
</span>dffres_reg : msdp2_y<o:p>
401
</o:p>
402
</p>
403
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
404
</span>PORT MAP (<o:p>
405
</o:p>
406
</p>
407
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
408
</span>vss =&gt; vss,<o:p>
409
</o:p>
410
</p>
411
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
412
</span>vdd =&gt; vdd,<o:p>
413
</o:p>
414
</p>
415
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
416
</span>t =&gt; auxreg1,<o:p>
417
</o:p>
418
</p>
419
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
420
</span>ck =&gt; auxsc5,<o:p>
421
</o:p>
422
</p>
423
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0"><span style="mso-spacerun: yes">&nbsp;&nbsp;&nbsp;
424
</span>di =&gt; auxsc4);<o:p>
425
</o:p>
426
</p>
427
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">&nbsp;<o:p>
428
</o:p>
429
</p>
430
<p class="MsoNormal" style="margin-top: 0; margin-bottom: 0">end VST;</p>
431
 
432
</body>
433
 
434
</html>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.