OpenCores
URL https://opencores.org/ocsvn/lzrw1-compressor-core/lzrw1-compressor-core/trunk

Subversion Repositories lzrw1-compressor-core

[/] [lzrw1-compressor-core/] [trunk/] [hw/] [xst_14_2/] [planAhead.ngc2edif.log] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 habicht 
Release 12.3 - ngc2edif M.70d (lin)
2 
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
3 
Reading design LZRWcompressor.ngc ...
4 
WARNING:NetListWriters:298 - No output is written to LZRWcompressor.xncf,
5 
   ignored.
6 
Processing design ...
7 
   Preping design's networks ...
8 
   Preping design's macros ...
9 
WARNING:NetListWriters:306 - Signal bus Candidate2xD<127 : 0> on block
10 
   LZRWcompressor is not reconstructed, because there are some missing bus
11 
   signals.
12 
WARNING:NetListWriters:306 - Signal bus comparatorInst/cnt<3 : 0> on block
13 
   LZRWcompressor is not reconstructed, because there are some missing bus
14 
   signals.
15 
  finished :Prep
16 
Writing EDIF netlist file LZRWcompressor.edif ...
17 
ngc2edif: Total memory usage is 24204 kilobytes
18 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.