OpenCores
URL https://opencores.org/ocsvn/manchesterwireless/manchesterwireless/trunk

Subversion Repositories manchesterwireless

[/] [manchesterwireless/] [branches/] [singledouble/] [synthTest.ucf] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 kingmu
#PACE: Start of Constraints generated by PACE
2
 
3
#PACE: Start of PACE I/O Pin Assignments
4
NET "anode_ctrl<0>"  LOC = "d14"  ;
5
NET "anode_ctrl<1>"  LOC = "g14"  ;
6
NET "anode_ctrl<2>"  LOC = "f14"  ;
7
NET "anode_ctrl<3>"  LOC = "e13"  ;
8
NET "character_o<0>"  LOC = "e14"  ;
9
NET "character_o<1>"  LOC = "g13"  ;
10
NET "character_o<2>"  LOC = "n15"  ;
11
NET "character_o<3>"  LOC = "p15"  ;
12
NET "character_o<4>"  LOC = "r16"  ;
13
NET "character_o<5>"  LOC = "f13"  ;
14
NET "character_o<6>"  LOC = "n16"  ;
15
NET "character_o<7>"  LOC = "p16"  ;
16
NET "clk_i"  LOC = "t9"  ;
17
NET "data_i"  LOC = "c10"  ;
18
NET "ready_o"  LOC = "b14"  ;
19
NET "recieved_debug<0>"  LOC = "a8"  ;
20
NET "recieved_debug<1>"  LOC = "b10"  ;
21
NET "recieved_debug<2>"  LOC = "b11"  ;
22
NET "recieved_debug<3>"  LOC = "a12"  ;
23
NET "rst_i"  LOC = "m13"  ;
24
NET "testpin"  LOC = "d5"  ;
25
NET "waitforstart_rdy"  LOC = "a13"  ;
26
 
27
#PACE: Start of PACE Area Constraints
28
 
29
#PACE: Start of PACE Prohibit Constraints
30
 
31
#PACE: End of Constraints generated by PACE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.