OpenCores
URL https://opencores.org/ocsvn/mips32r1/mips32r1/trunk

Subversion Repositories mips32r1

[/] [mips32r1/] [trunk/] [Software/] [demos/] [XD3_I2C/] [src/] [os/] [vectors.asm] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ayersg
###############################################################################
2
# TITLE: Exception Vectors
3
# AUTHOR: Grant Ayers (ayers@cs.utah.edu)
4
# DATE: 23 May 2012
5
# FILENAME: exceptions.asm
6
# PROJECT: University of Utah XUM Single Core
7
# DESCRIPTION:
8
#   Provides the exception vectors which jump to
9
#   exception-handling routines.
10
#
11
###############################################################################
12
 
13
 
14
#  Current setup:
15
#    1. The exception vector begins at address 0x0.
16
#    2. The interrupt vector begins at address 0x8.
17
#    3. Each vector has room for 2 instructions (8 bytes) with which
18
#       it must jump to its demultiplexing routine. The demultiplexing
19
#       routine calls individual exception-specific handlers.
20
#    4. The linker script must ensure that this code is placed at the
21
#       correct address.
22
 
23
 
24
        .text
25
        .balign 4
26
        .ent    exception_vector
27
        .set    noreorder
28
exception_vector:
29
        j       mips32_general_exception
30
        nop
31
        .end    exception_vector
32
 
33
 
34
        .ent    interrupt_vector
35
interrupt_vector:
36
        j       mips32_interrupt_exception
37
        nop
38
        .end    interrupt_vector
39
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.