OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [boards/] [avnet-xc3s1500/] [leon3mp.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#Spartan-3 Evaluation Board Constraints File
2
 
3
#Clocks
4
NET "clk_socket" LOC = "AB12"  | IOSTANDARD = LVCMOS33; #OSC2 (SOCKET)
5
NET clk_66mhz PERIOD = 15.000 ;
6
NET "clk_66mhz"  LOC = "A11";  #OSC1 (66MHZ)
7
NET video_clk PERIOD = 39.000 ;
8
 
9
OFFSET = OUT : 12.000 : AFTER clk_66mhz;
10
 
11
#NET "clk"              TNM_NET = "clk";
12
#NET "clk40"            TNM_NET = "clk40";
13
#TIMESPEC "TS_clk_clk40" = FROM "clk" TO "clk40" TIG;
14
#TIMESPEC "TS_clk40_clk" = FROM "clk40" TO "clk" TIG;
15
 
16
NET pci_clk PERIOD = 30.000 ;
17
OFFSET = OUT : 11.000 : AFTER pci_clk ;
18
OFFSET = IN : 7.000 : BEFORE pci_clk ;
19
NET  "pci_clk"      LOC = "AA12";
20
NET pci_gnt OFFSET = IN : 10.000 : BEFORE pci_clk ;
21
NET pci_req OFFSET = OUT : 12.000 : AFTER pci_clk ;
22
NET pci_rst TIG ;
23
 
24
NET phy_txck PERIOD = 40.000 ;
25
NET phy_rxck PERIOD = 40.000 ;
26
OFFSET = OUT : 15.000 : AFTER phy_txck ;
27
OFFSET = IN : 10.000 : BEFORE phy_txck ;
28
OFFSET = IN : 10.000 : BEFORE phy_rxck ;
29
 
30
#LEDs
31
NET "leds(0)" LOC = "U12";
32
NET "leds(1)" LOC = "V12";
33
NET "leds(2)" LOC = "Y12";
34
NET "leds(3)" LOC = "Y13";
35
NET "leds(4)" LOC = "AB13";
36
NET "leds(5)" LOC = "AA13";
37
NET "leds(6)" LOC = "V13";
38
NET "leds(7)" LOC = "AB14";
39
 
40
#Switches (DIP switches (4) and Pushbuttons (2))
41
NET "switches(0)" LOC = "W4"  | IOSTANDARD = LVCMOS33; # SWITCH(0) (SW2:1)
42
NET "switches(1)" LOC = "W3"  | IOSTANDARD = LVCMOS33; # SWITCH(1) (SW2:2)
43
NET "switches(2)" LOC = "Y3"  | IOSTANDARD = LVCMOS33; # SWITCH(2) (SW2:3)
44
NET "switches(3)" LOC = "Y2"  | IOSTANDARD = LVCMOS33; # SWITCH(3) (SW2:4)
45
NET "switches(4)" LOC = "Y1"  | IOSTANDARD = LVCMOS33; # SWITCH_PB1 (SW3)
46
NET "switches(5)" LOC = "W2"  | IOSTANDARD = LVCMOS33; # SWITCH_PB2 (SW4)
47
 
48
# PS2 Ports (Mouse and Keyboard)
49
NET "msclk"     LOC = "W14"; # JS2
50
NET "msdata"    LOC = "W13";
51
NET "msclk"     PULLUP;
52
NET "msdata"    PULLUP;
53
 
54
NET "kbclk"     LOC = "U17"; # JS1
55
NET "kbdata"    LOC = "U16";
56
NET "kbclk"     PULLUP;
57
NET "kbdata"    PULLUP;
58
 
59
#SRAM
60
NET "sram_a(0)" LOC = "E22"; #ADDR0
61
NET "sram_a(1)" LOC = "E21";
62
NET "sram_a(2)" LOC = "D21";
63
NET "sram_a(3)" LOC = "E20";
64
NET "sram_a(4)" LOC = "D22";
65
NET "sram_a(5)" LOC = "D20";
66
NET "sram_a(6)" LOC = "C22";
67
NET "sram_a(7)" LOC = "D19";
68
NET "sram_a(8)" LOC = "C20";
69
NET "sram_a(9)" LOC = "C21";
70
NET "sram_a(10)" LOC = "F18";
71
NET "sram_a(11)" LOC = "G18";
72
NET "sram_a(12)" LOC = "G19";
73
NET "sram_a(13)" LOC = "E18";
74
NET "sram_a(14)" LOC = "F19";
75
NET "sram_a(15)" LOC = "F20";
76
NET "sram_a(16)" LOC = "E19";
77
NET "sram_a(17)" LOC = "F21";  #ADDR17
78
NET "sram_a(18)" LOC = "F17";
79
NET "sram_a(19)" LOC = "F16";
80
NET "sram_a(20)" LOC = "E16";
81
NET "sram_a(21)" LOC = "E13";
82
NET "sram_a(22)" LOC = "F13";
83
NET "sram_a(23)" LOC = "A12";
84
NET "sram_a(24)" LOC = "F12";
85
 
86
#NET "sdwen" LOC = "L20";
87
NET "sdclk" LOC = "L21";
88
NET "sdcsn" LOC = "B20";
89
NET "casn"  LOC = "C19";
90
NET "rasn"  LOC = "B19";
91
NET "sdcke" LOC = "A19";
92
 
93
NET "sram_ben_l(0)" LOC = "K21"; #BE0
94
NET "sram_ben_l(1)" LOC = "K22";
95
NET "sram_ben_l(2)" LOC = "G22";
96
NET "sram_ben_l(3)" LOC = "K20"; #BE3
97
 
98
NET "sram_cs_l(0)" LOC = "G21";
99
NET "sram_cs_l(1)" LOC = "L20";
100
NET "sram_oe_l" LOC = "G17";
101
NET "sram_we_l" LOC = "K19";
102
NET "flash_cs_l" LOC = "L18";
103
NET "flash_rst_l" LOC = "L19";
104
 
105
NET "sram_dq(0)" LOC = "U19"; #DATA0
106
NET "sram_dq(1)" LOC = "T21";
107
NET "sram_dq(2)" LOC = "U20";
108
NET "sram_dq(3)" LOC = "U21";
109
NET "sram_dq(4)" LOC = "V21";
110
NET "sram_dq(5)" LOC = "V22";
111
NET "sram_dq(6)" LOC = "W22";
112
NET "sram_dq(7)" LOC = "V20";
113
NET "sram_dq(8)" LOC = "Y19";
114
NET "sram_dq(9)" LOC = "W19";
115
NET "sram_dq(10)" LOC = "V19";
116
NET "sram_dq(11)" LOC = "Y20";
117
NET "sram_dq(12)" LOC = "Y21";
118
NET "sram_dq(13)" LOC = "Y22";
119
NET "sram_dq(14)" LOC = "W20";
120
NET "sram_dq(15)" LOC = "W21";
121
NET "sram_dq(16)" LOC = "M17";
122
NET "sram_dq(17)" LOC = "L17";
123
NET "sram_dq(18)" LOC = "M19";
124
NET "sram_dq(19)" LOC = "M18";
125
NET "sram_dq(20)" LOC = "M20";
126
NET "sram_dq(21)" LOC = "N19";
127
NET "sram_dq(22)" LOC = "M21";
128
NET "sram_dq(23)" LOC = "N20";
129
NET "sram_dq(24)" LOC = "T22";
130
NET "sram_dq(25)" LOC = "U18";
131
NET "sram_dq(26)" LOC = "T18";
132
NET "sram_dq(27)" LOC = "R18";
133
NET "sram_dq(28)" LOC = "T17";
134
NET "sram_dq(29)" LOC = "N21";
135
NET "sram_dq(30)" LOC = "N22";
136
NET "sram_dq(31)" LOC = "M22"; #DATA31
137
 
138
# UART
139
NET "tx" LOC = "C3";
140
NET "rx" LOC = "C4";
141
 
142
# Ethernet PHY
143
 
144
NET "phy_txck"    LOC = "C12";
145
NET "phy_rxck"    LOC = "B12";
146
NET "phy_crs"     LOC = "E12";
147
NET "phy_rxdv"    LOC = "B14";
148
NET "phy_rxd(0)"  LOC = "B15";
149
NET "phy_rxd(1)"  LOC = "A15";
150
NET "phy_rxd(2)"  LOC = "D15";
151
NET "phy_rxd(3)"  LOC = "E15";
152
NET "phy_col"     LOC = "D13";
153
NET "phy_rxer"    LOC = "A14";
154
NET "phy_txen"    LOC = "E14";
155
NET "phy_txd(0)"  LOC = "B13";
156
NET "phy_txd(1)"  LOC = "A13";
157
NET "phy_txd(2)"  LOC = "C13";
158
NET "phy_txd(3)"  LOC = "D12";
159
NET "phy_reset_l"    PULLUP;
160
NET "phy_reset_l" LOC = "E4";
161
NET "phy_mdc"     LOC = "C17";
162
NET "phy_mdio"    LOC = "B17";
163
NET "phy_txer"    LOC = "D14";
164
 
165
# Video DAC
166
NET "video_clk"     LOC = "B11" | IOSTANDARD = LVCMOS33;
167
NET "horiz_sync"    LOC = "E11";
168
NET "vert_sync"     LOC = "D11";
169
NET "comp_sync"     LOC = "A3";
170
NET "blank"         LOC = "A4";
171
NET "video_out(0)"  LOC = "E9"; # Blue(0)
172
NET "video_out(1)"  LOC = "F9"; # Blue(1)
173
NET "video_out(2)"  LOC = "D7"; # Blue(2)
174
NET "video_out(3)"  LOC = "C7"; # Blue(3)
175
NET "video_out(4)"  LOC = "E7"; # Blue(4)
176
NET "video_out(5)"  LOC = "F7"; # Blue(5)
177
NET "video_out(6)"  LOC = "E6"; # Blue(6)
178
NET "video_out(7)"  LOC = "F6"; # Blue(7)
179
NET "video_out(8)"  LOC = "F10";        # Greeen(0)
180
NET "video_out(9)"  LOC = "D10";
181
NET "video_out(10)" LOC = "A10";
182
NET "video_out(11)" LOC = "D9";
183
NET "video_out(12)" LOC = "A9";
184
NET "video_out(13)" LOC = "B9";
185
NET "video_out(14)" LOC = "A8";
186
NET "video_out(15)" LOC = "B8"; # Green(7)
187
NET "video_out(16)" LOC = "D6"; # Red(0)
188
NET "video_out(17)" LOC = "C6";
189
NET "video_out(18)" LOC = "B6";
190
NET "video_out(19)" LOC = "D5";
191
NET "video_out(20)" LOC = "A5";
192
NET "video_out(21)" LOC = "B5";
193
NET "video_out(22)" LOC = "C5";
194
NET "video_out(23)" LOC = "B4"; # Red(7)
195
 
196
# Comparator
197
NET "ADC_CMP_OUT" LOC = "V18";
198
NET "ADC_ANA_REF" LOC = "U13";
199
NET "ADC_ANA_OUT" LOC = "Y16";
200
 
201
# EEPROM
202
NET "sda" LOC = "AA14"; # FPGA_D0
203
NET "scl" LOC = "W12";  # FPGA_INIT#
204
 
205
# Dual 7 Segment LED
206
NET "disp_seg1(7)" LOC = "AB15";        #0
207
NET "disp_seg1(6)" LOC = "AB18";        #1
208
NET "disp_seg1(5)" LOC = "V17"; #2
209
NET "disp_seg1(4)" LOC = "U14"; #3
210
NET "disp_seg1(3)" LOC = "V14"; #4
211
NET "disp_seg1(2)" LOC = "AA15";        #5
212
NET "disp_seg1(1)" LOC = "Y18"; #6
213
NET "disp_seg1(0)" LOC = "AA18";        #7
214
 
215
NET "disp_seg2(7)" LOC = "W17"; #0
216
NET "disp_seg2(6)" LOC = "Y17"; #1
217
NET "disp_seg2(5)" LOC = "W18"; #2
218
NET "disp_seg2(4)" LOC = "V16"; #3
219
NET "disp_seg2(3)" LOC = "W16"; #4
220
NET "disp_seg2(2)" LOC = "AA17";        #5
221
NET "disp_seg2(1)" LOC = "AA20";        #6
222
NET "disp_seg2(0)" LOC = "AB20";        #7
223
 
224
# PCI 32-bit
225
#NET  "pci_rst"     LOC = "E4"  ;
226
#
227
NET  "pci_ad(31)" LOC = "D2"  ;
228
NET  "pci_ad(30)" LOC = "D3"  ;
229
NET  "pci_ad(29)" LOC = "E3"  ;
230
NET  "pci_ad(28)" LOC = "F4"  ;
231
NET  "pci_ad(27)" LOC = "E2"  ;
232
NET  "pci_ad(26)" LOC = "E1"  ;
233
NET  "pci_ad(25)" LOC = "F5"  ;
234
NET  "pci_ad(24)" LOC = "G6"  ;
235
NET  "pci_ad(23)" LOC = "F3"  ;
236
NET  "pci_ad(22)" LOC = "F2"  ;
237
NET  "pci_ad(21)" LOC = "G5"  ;
238
NET  "pci_ad(20)" LOC = "H5"  ;
239
NET  "pci_ad(19)" LOC = "G2"  ;
240
NET  "pci_ad(18)" LOC = "G1"  ;
241
NET  "pci_ad(17)" LOC = "K4"  ;
242
NET  "pci_ad(16)" LOC = "K3"  ;
243
NET  "pci_cbe(3)" LOC = "K2"  ;
244
NET  "pci_cbe(2)" LOC = "K1"  ;
245
#
246
NET  "pci_req"    LOC = "L6"  ;
247
NET  "pci_gnt"    LOC = "L5" | IOSTANDARD = PCI33_3 ;
248
NET  "pci_par"    LOC = "L4"  ;
249
NET  "pci_idsel"  LOC = "L3"  ;
250
NET  "pci_frame"  LOC = "L2"  ;
251
NET  "pci_irdy"   LOC = "L1"  ;
252
NET  "pci_trdy"   LOC = "M1"  ;
253
NET  "pci_devsel" LOC = "M2"  ;
254
NET  "pci_stop"   LOC = "M3"  ;
255
NET  "pci_perr"   LOC = "M4"  ;
256
NET  "pci_serr"   LOC = "M5"  ;
257
NET  "pci_inta"   LOC = "M6"  ;
258
#
259
NET  "pci_cbe(1)" LOC = "N1"  ;
260
NET  "pci_cbe(0)" LOC = "N2"  ;
261
NET  "pci_ad(15)" LOC = "N3"  ;
262
NET  "pci_ad(14)" LOC = "N4"  ;
263
NET  "pci_ad(13)" LOC = "T1"  ;
264
NET  "pci_ad(12)" LOC = "T2"  ;
265
NET  "pci_ad(11)" LOC = "U2"  ;
266
NET  "pci_ad(10)" LOC = "U3"  ;
267
NET  "pci_ad(9)"  LOC = "T4"  ;
268
NET  "pci_ad(8)"  LOC = "U4"  ;
269
NET  "pci_ad(7)"  LOC = "T5"  ;
270
NET  "pci_ad(6)"  LOC = "T6"  ;
271
NET  "pci_ad(5)"  LOC = "V1"  ;
272
NET  "pci_ad(4)"  LOC = "V2"  ;
273
NET  "pci_ad(3)"  LOC = "V3"  ;
274
NET  "pci_ad(2)"  LOC = "V4"  ;
275
NET  "pci_ad(1)"  LOC = "U5"  ;
276
NET  "pci_ad(0)"  LOC = "V5"  ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.