OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-avnet-3s1500/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
GRLIB=../..
2
TOP=leon3mp
3
BOARD=avnet-xc3s1500
4
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
5
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
6
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
7
UCF=$(TOP).ucf
8
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
9
EFFORT=std
10
XSTOPT=
11
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
12
VHDLSYNFILES=config.vhd mctrl_avnet.vhd leon3mp.vhd
13
VHDLSIMFILES=testbench.vhd
14
SIMTOP=testbench
15
SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
16
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
17
CLEAN=soft-clean
18
 
19
TECHLIBS = unisim
20
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
21
        tmtc openchip hynix cypress ihp gleichmann usbhc spw
22
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan leon3ft ddr meiko mfpc \
23
        grusbhc spi ata ac97 coremp7 spacewire usb
24
FILESKIP = grcan.vhd
25
 
26
include $(GRLIB)/software/leon3/Makefile
27
 
28
include $(GRLIB)/bin/Makefile
29
 
30
 
31
##################  project specific targets ##########################
32
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.