OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-pci-xc5v/] [Makefile] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
include .config
2
GRLIB=../..
3
TOP=leon3mp
4
BOARD=gr-pci-xc5v
5
include $(GRLIB)/boards/$(BOARD)/Makefile.inc
6
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
7
#UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
8
UCF=leon3mp.ucf
9
#UCF=leon3mp_gbit_usb.ucf
10
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
11
EFFORT=high
12
XSTOPT=
13
ISEMAPOPT=-timing
14
VHDLSYNFILES=config.vhd leon3mp.vhd
15
VHDLSIMFILES=testbench.vhd
16
SIMTOP=testbench
17
SDCFILE=default.sdc
18
#SDCFILE=$(GRLIB)/boards/$(BOARD)/default.sdc
19
BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut
20
CLEAN=soft-clean
21
SYNPOPT="set_option -pipe 1; set_option -retiming 1; set_option -write_apr_constraint 0"
22
 
23
TECHLIBS = unisim
24
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
25
        tmtc openchip hynix cypress ihp gleichmann fmf spansion gsi
26
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr ata haps \
27
        slink ascs coremp7 ac97
28
 
29
FILESKIP = grcan.vhd simple_spi_top.v ata_device.v i2c_slave_model.v
30
 
31
include $(GRLIB)/bin/Makefile
32
include $(GRLIB)/software/leon3/Makefile
33
 
34
##################  project specific targets ##########################

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.