OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [designs/] [leon3-gr-pci-xc5v/] [config.in] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
#
2
# LEON3 configuration written in linux configuration language
3
#
4
# Written by Jiri Gaisler, Gaisler Research
5
#
6
# Comments and bug reports to jiri@gaisler.com
7
#
8
#
9
 
10
#define_bool CONFIG_MCTRL_RMW y
11
 
12
mainmenu_name "LEON3MP GR-PCI-XC5V Design Configuration"
13
 
14
mainmenu_option next_comment
15
  comment 'Synthesis      '
16
  source lib/techmap/gencomp/tech.in
17
endmenu
18
 
19
mainmenu_option next_comment
20
  comment 'Clock generation'
21
  source lib/techmap/clocks/clkgen.in
22
endmenu
23
 
24
source lib/gaisler/leon3/leon3.in
25
source lib/grlib/amba/amba.in
26
 
27
mainmenu_option next_comment
28
  comment 'Debug Link           '
29
  source lib/gaisler/uart/dcom.in
30
  source lib/gaisler/jtag/jtag.in
31
  source lib/gaisler/usb/grusb_dcl.in
32
  source lib/gaisler/net/edcl.in
33
endmenu
34
 
35
mainmenu_option next_comment
36
  comment 'Memory controllers             '
37
    source lib/esa/memoryctrl/mctrl.in
38
    source lib/gaisler/misc/ahbstat.in
39
endmenu
40
 
41
mainmenu_option next_comment
42
comment 'Peripherals             '
43
 
44
  mainmenu_option next_comment
45
  comment 'On-chip RAM/ROM                 '
46
    source lib/gaisler/misc/ahbram.in
47
  endmenu
48
 
49
  mainmenu_option next_comment
50
  comment 'Ethernet             '
51
    source lib/gaisler/greth/greth.in
52
  endmenu
53
 
54
  mainmenu_option next_comment
55
  comment 'CAN                     '
56
    source lib/gaisler/can/can_mc.in
57
  endmenu
58
 
59
  mainmenu_option next_comment
60
  comment 'Spacewire      '
61
    source lib/gaisler/spacewire/spacewire.in
62
  endmenu
63
 
64
  mainmenu_option next_comment
65
  comment 'PCI              '
66
    source lib/gaisler/pci/pci_target.in
67
    source lib/gaisler/pci/pci_mtf.in
68
    source lib/gaisler/pci/pcidma.in
69
    source lib/gaisler/pci/pci.in
70
    source lib/esa/pci/pci_arb.in
71
    source lib/gaisler/pci/pcitrace.in
72
  endmenu
73
 
74
  mainmenu_option next_comment
75
  comment 'USB 2.0 Host Controller      '
76
    source lib/gaisler/usb/grusbhc.in
77
  endmenu
78
 
79
  mainmenu_option next_comment
80
  comment 'USB 2.0 Device Controller      '
81
    source lib/gaisler/usb/grusbdc.in
82
  endmenu
83
 
84
  mainmenu_option next_comment
85
  comment 'UARTs, timers and I/O port         '
86
    source lib/gaisler/uart/uart1.in
87
    source lib/gaisler/uart/uart2.in
88
    source lib/gaisler/leon3/irqmp.in
89
    source lib/gaisler/misc/gptimer.in
90
    source lib/gaisler/misc/grgpio.in
91
  endmenu
92
 
93
endmenu
94
 
95
mainmenu_option next_comment
96
comment 'VHDL Debugging        '
97
  source lib/grlib/util/debug.in
98
endmenu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.