| 1 |
2 |
dimamali |
|
| 2 |
|
|
This leon3 design is tailored to the Xilinx Virtex5 ML506 board
|
| 3 |
|
|
---------------------------------------------------------------------
|
| 4 |
|
|
|
| 5 |
|
|
Design specifics:
|
| 6 |
|
|
|
| 7 |
|
|
* System reset is mapped to the CPU RESET button
|
| 8 |
|
|
|
| 9 |
|
|
* The serial port is connected to the console UART (UART 1) when
|
| 10 |
|
|
dip switch 1 on the GPIO DIP switch is off. Otherwise it is
|
| 11 |
|
|
connected to the DSU UART. The DSU BREAK input is mapped
|
| 12 |
|
|
on the 'south' push-button.
|
| 13 |
|
|
|
| 14 |
|
|
* The JTAG DSU interface is enabled and works well with
|
| 15 |
|
|
GRMON and Xilinx parallel and USB cabels
|
| 16 |
|
|
|
| 17 |
|
|
* The GRETH core is enabled and runs without problems at 100 Mbit.
|
| 18 |
|
|
Using 1 Gbit is also possible with the commercial grlib version.
|
| 19 |
|
|
Ethernet debug link is enabled, default IP is 192.168.0.52.
|
| 20 |
|
|
|
| 21 |
|
|
* DDR2 is now supported and run OK at 200 MHz. The default frequency
|
| 22 |
|
|
is 190 MHz but it's possible to go higher. When changing frequency
|
| 23 |
|
|
the delay on the data signals might need to be changed too. How to
|
| 24 |
|
|
do this is described in the DDR2SPA section of grip.pdf (see
|
| 25 |
|
|
description of SDCFG3 register).
|
| 26 |
|
|
|
| 27 |
|
|
* The SSRAM can be interfaced with the LEON2 Memory controller.
|
| 28 |
|
|
Start GRMON with -ramrws 1 when the LEON2 controller is used.
|
| 29 |
|
|
|
| 30 |
|
|
* The FLASH memory can be programmed using GRMON
|
| 31 |
|
|
|
| 32 |
|
|
* The LEON3 processor can run up to 80 - 90 MHz on the board
|
| 33 |
|
|
in the typical configuartion.
|
| 34 |
|
|
|
| 35 |
|
|
* The I2C master is connected to the 'Main' I2C bus. An EEPROM (M24C08)
|
| 36 |
|
|
can be accessed at I2C address 0x50.
|
| 37 |
|
|
|
| 38 |
|
|
* TODO: DVI VGA support
|
| 39 |
|
|
|
| 40 |
|
|
* Sample output from GRMON is:
|
| 41 |
|
|
|
| 42 |
|
|
GRMON LEON debug monitor v1.1.25
|
| 43 |
|
|
|
| 44 |
|
|
Copyright (C) 2004,2005 Gaisler Research - all rights reserved.
|
| 45 |
|
|
For latest updates, go to http://www.gaisler.com/
|
| 46 |
|
|
Comments or bug-reports to support@gaisler.com
|
| 47 |
|
|
|
| 48 |
|
|
|
| 49 |
|
|
ethernet startup.
|
| 50 |
|
|
Device ID: : 0x506
|
| 51 |
|
|
GRLIB build version: 2603
|
| 52 |
|
|
|
| 53 |
|
|
initialising ................
|
| 54 |
|
|
detected frequency: 81 MHz
|
| 55 |
|
|
|
| 56 |
|
|
Component Vendor
|
| 57 |
|
|
LEON3 SPARC V8 Processor Gaisler Research
|
| 58 |
|
|
AHB Debug UART Gaisler Research
|
| 59 |
|
|
AHB Debug JTAG TAP Gaisler Research
|
| 60 |
|
|
GR Ethernet MAC Gaisler Research
|
| 61 |
|
|
DDR2 Controller Gaisler Research
|
| 62 |
|
|
AHB/APB Bridge Gaisler Research
|
| 63 |
|
|
LEON3 Debug Support Unit Gaisler Research
|
| 64 |
|
|
LEON2 Memory Controller European Space Agency
|
| 65 |
|
|
Generic APB UART Gaisler Research
|
| 66 |
|
|
Multi-processor Interrupt Ctrl Gaisler Research
|
| 67 |
|
|
Modular Timer Unit Gaisler Research
|
| 68 |
|
|
Keyboard PS/2 interface Gaisler Research
|
| 69 |
|
|
Keyboard PS/2 interface Gaisler Research
|
| 70 |
|
|
General purpose I/O port Gaisler Research
|
| 71 |
|
|
AMBA Wrapper for OC I2C-master Gaisler Research
|
| 72 |
|
|
AHB status register Gaisler Research
|
| 73 |
|
|
|
| 74 |
|
|
Use command 'info sys' to print a detailed report of attached cores
|
| 75 |
|
|
|
| 76 |
|
|
grlib> info sys
|
| 77 |
|
|
00.01:003 Gaisler Research LEON3 SPARC V8 Processor (ver 0x0)
|
| 78 |
|
|
ahb master 0
|
| 79 |
|
|
01.01:007 Gaisler Research AHB Debug UART (ver 0x0)
|
| 80 |
|
|
ahb master 1
|
| 81 |
|
|
apb: 80000700 - 80000800
|
| 82 |
|
|
baud rate 115200, ahb frequency 81.00
|
| 83 |
|
|
02.01:01c Gaisler Research AHB Debug JTAG TAP (ver 0x0)
|
| 84 |
|
|
ahb master 2
|
| 85 |
|
|
03.01:01d Gaisler Research GR Ethernet MAC (ver 0x0)
|
| 86 |
|
|
ahb master 3, irq 12
|
| 87 |
|
|
apb: 80000b00 - 80000c00
|
| 88 |
|
|
edcl ip 192.168.0.52, buffer 2 kbyte
|
| 89 |
|
|
00.01:02e Gaisler Research DDR2 Controller (ver 0x0)
|
| 90 |
|
|
ahb: 40000000 - 60000000
|
| 91 |
|
|
ahb: fff00100 - fff00200
|
| 92 |
|
|
64-bit DDR2 : 1 * 256 Mbyte @ 0x40000000
|
| 93 |
|
|
190 MHz, col 10, ref 7.8 us
|
| 94 |
|
|
01.01:006 Gaisler Research AHB/APB Bridge (ver 0x0)
|
| 95 |
|
|
ahb: 80000000 - 80100000
|
| 96 |
|
|
02.01:004 Gaisler Research LEON3 Debug Support Unit (ver 0x1)
|
| 97 |
|
|
ahb: 90000000 - a0000000
|
| 98 |
|
|
AHB trace 128 lines, stack pointer 0x4ffffff0
|
| 99 |
|
|
CPU#0 win 8, hwbp 2, itrace 128, lddel 1
|
| 100 |
|
|
icache 2 * 8 kbyte, 32 byte/line lru
|
| 101 |
|
|
dcache 1 * 8 kbyte, 16 byte/line lru
|
| 102 |
|
|
03.04:00f European Space Agency LEON2 Memory Controller (ver 0x1)
|
| 103 |
|
|
ahb: 00000000 - 20000000
|
| 104 |
|
|
ahb: 20000000 - 40000000
|
| 105 |
|
|
ahb: c0000000 - c2000000
|
| 106 |
|
|
apb: 80000000 - 80000100
|
| 107 |
|
|
16-bit prom @ 0x00000000
|
| 108 |
|
|
01.01:00c Gaisler Research Generic APB UART (ver 0x1)
|
| 109 |
|
|
irq 2
|
| 110 |
|
|
apb: 80000100 - 80000200
|
| 111 |
|
|
baud rate 38400
|
| 112 |
|
|
02.01:00d Gaisler Research Multi-processor Interrupt Ctrl (ver 0x3)
|
| 113 |
|
|
apb: 80000200 - 80000300
|
| 114 |
|
|
03.01:011 Gaisler Research Modular Timer Unit (ver 0x0)
|
| 115 |
|
|
irq 8
|
| 116 |
|
|
apb: 80000300 - 80000400
|
| 117 |
|
|
8-bit scaler, 2 * 32-bit timers, divisor 81
|
| 118 |
|
|
04.01:060 Gaisler Research Keyboard PS/2 interface (ver 0x1)
|
| 119 |
|
|
irq 4
|
| 120 |
|
|
apb: 80000400 - 80000500
|
| 121 |
|
|
05.01:060 Gaisler Research Keyboard PS/2 interface (ver 0x1)
|
| 122 |
|
|
irq 5
|
| 123 |
|
|
apb: 80000500 - 80000600
|
| 124 |
|
|
08.01:01a Gaisler Research General purpose I/O port (ver 0x0)
|
| 125 |
|
|
apb: 80000800 - 80000900
|
| 126 |
|
|
0c.01:028 Gaisler Research AMBA Wrapper for OC I2C-master (ver 0x0)
|
| 127 |
|
|
irq 11
|
| 128 |
|
|
apb: 80000c00 - 80000d00
|
| 129 |
|
|
0f.01:052 Gaisler Research AHB status register (ver 0x0)
|
| 130 |
|
|
irq 7
|
| 131 |
|
|
apb: 80000f00 - 80001000
|
| 132 |
|
|
grlib> fla
|
| 133 |
|
|
|
| 134 |
|
|
Intel-style 16-bit flash on D[31:16]
|
| 135 |
|
|
|
| 136 |
|
|
Manuf. Intel
|
| 137 |
|
|
Device Strataflash P30
|
| 138 |
|
|
|
| 139 |
|
|
Device ID 5444ffff008e4399
|
| 140 |
|
|
User ID ffffffffffffffff
|
| 141 |
|
|
|
| 142 |
|
|
|
| 143 |
|
|
1 x 32 Mbyte = 32 Mbyte total @ 0x00000000
|
| 144 |
|
|
|
| 145 |
|
|
|
| 146 |
|
|
CFI info
|
| 147 |
|
|
flash family : 1
|
| 148 |
|
|
flash size : 256 Mbit
|
| 149 |
|
|
erase regions : 2
|
| 150 |
|
|
erase blocks : 259
|
| 151 |
|
|
write buffer : 64 bytes
|
| 152 |
|
|
lock-down : yes
|
| 153 |
|
|
region 0 : 255 blocks of 128 Kbytes
|
| 154 |
|
|
region 1 : 4 blocks of 32 Kbytes
|
| 155 |
|
|
|
| 156 |
|
|
grlib> i2c read 0x50 0x00 10
|
| 157 |
|
|
|
| 158 |
|
|
00: ff ff ff ff
|
| 159 |
|
|
04: ff ff ff ff
|
| 160 |
|
|
08: ff ff
|
| 161 |
|
|
|
| 162 |
|
|
grlib>
|
