1 |
2 |
dimamali |
|
2 |
|
|
This leon3 design is tailored to the Xilinx Virtex5 ML507 board
|
3 |
|
|
---------------------------------------------------------------------
|
4 |
|
|
|
5 |
|
|
Design specifics:
|
6 |
|
|
|
7 |
|
|
* System reset is mapped to the CPU RESET button
|
8 |
|
|
|
9 |
|
|
* The serial port is connected to the console UART (UART 1) when
|
10 |
|
|
dip switch 1 on the GPIO DIP switch is off. Otherwise it is
|
11 |
|
|
connected to the DSU UART. The DSU BREAK input is mapped
|
12 |
|
|
on the 'south' push-button.
|
13 |
|
|
|
14 |
|
|
* The JTAG DSU interface is enabled and works well with
|
15 |
|
|
GRMON and Xilinx parallel and USB cabels
|
16 |
|
|
|
17 |
|
|
* The GRETH core is enabled and runs without problems at 100 Mbit.
|
18 |
|
|
Using 1 Gbit is also possible with the commercial grlib version.
|
19 |
|
|
Ethernet debug link is enabled, default IP is 192.168.0.52.
|
20 |
|
|
|
21 |
|
|
* DDR2 is now supported and run OK at 200 MHz. The default frequency
|
22 |
|
|
is 190 MHz but it's possible to go higher. When changing frequency
|
23 |
|
|
the delay on the data signals might need to be changed too. How to
|
24 |
|
|
do this is described in the DDR2SPA section of grip.pdf (see
|
25 |
|
|
description of SDCFG3 register).
|
26 |
|
|
|
27 |
|
|
* The SSRAM can be interfaced with the LEON2 Memory controller.
|
28 |
|
|
Start GRMON with -ramrws 1 when the LEON2 controller is used.
|
29 |
|
|
|
30 |
|
|
* The FLASH memory can be programmed using GRMON
|
31 |
|
|
|
32 |
|
|
* The LEON3 processor can run up to 80 - 90 MHz on the board
|
33 |
|
|
in the typical configuartion.
|
34 |
|
|
|
35 |
|
|
* The I2C master is connected to the 'Main' I2C bus. An EEPROM (M24C08)
|
36 |
|
|
can be accessed at I2C address 0x50.
|
37 |
|
|
|
38 |
|
|
* TODO: DVI VGA support
|
39 |
|
|
|
40 |
|
|
* To load and run the design from Platform Flash the DIP-Switch SW3[1:8] should be
|
41 |
|
|
set to 00011001.
|
42 |
|
|
|
43 |
|
|
* Sample output from GRMON is:
|
44 |
|
|
|
45 |
|
|
GRMON LEON debug monitor v1.1.31
|
46 |
|
|
|
47 |
|
|
Copyright (C) 2004-2008 Gaisler Research - all rights reserved.
|
48 |
|
|
For latest updates, go to http://www.gaisler.com/
|
49 |
|
|
Comments or bug-reports to support@gaisler.com
|
50 |
|
|
|
51 |
|
|
|
52 |
|
|
using JTAG cable on parallel port
|
53 |
|
|
JTAG chain: xc5vfx70t xccace xc95144xl xcf32p xcf32p
|
54 |
|
|
|
55 |
|
|
Device ID: : 0x507
|
56 |
|
|
GRLIB build version: 3060
|
57 |
|
|
|
58 |
|
|
initialising ................
|
59 |
|
|
detected frequency: 80 MHz
|
60 |
|
|
|
61 |
|
|
Component Vendor
|
62 |
|
|
LEON3 SPARC V8 Processor Gaisler Research
|
63 |
|
|
AHB Debug UART Gaisler Research
|
64 |
|
|
AHB Debug JTAG TAP Gaisler Research
|
65 |
|
|
GR Ethernet MAC Gaisler Research
|
66 |
|
|
DDR2 Controller Gaisler Research
|
67 |
|
|
AHB/APB Bridge Gaisler Research
|
68 |
|
|
LEON3 Debug Support Unit Gaisler Research
|
69 |
|
|
LEON2 Memory Controller European Space Agency
|
70 |
|
|
Generic APB UART Gaisler Research
|
71 |
|
|
Multi-processor Interrupt Ctrl Gaisler Research
|
72 |
|
|
Modular Timer Unit Gaisler Research
|
73 |
|
|
Keyboard PS/2 interface Gaisler Research
|
74 |
|
|
Keyboard PS/2 interface Gaisler Research
|
75 |
|
|
General purpose I/O port Gaisler Research
|
76 |
|
|
AMBA Wrapper for OC I2C-master Gaisler Research
|
77 |
|
|
AHB status register Gaisler Research
|
78 |
|
|
|
79 |
|
|
Use command 'info sys' to print a detailed report of attached cores
|
80 |
|
|
|
81 |
|
|
grlib> inf sys
|
82 |
|
|
00.01:003 Gaisler Research LEON3 SPARC V8 Processor (ver 0x0)
|
83 |
|
|
ahb master 0
|
84 |
|
|
01.01:007 Gaisler Research AHB Debug UART (ver 0x0)
|
85 |
|
|
ahb master 1
|
86 |
|
|
apb: 80000700 - 80000800
|
87 |
|
|
baud rate 115200, ahb frequency 80.00
|
88 |
|
|
02.01:01c Gaisler Research AHB Debug JTAG TAP (ver 0x0)
|
89 |
|
|
ahb master 2
|
90 |
|
|
03.01:01d Gaisler Research GR Ethernet MAC (ver 0x0)
|
91 |
|
|
ahb master 3, irq 12
|
92 |
|
|
apb: 80000b00 - 80000c00
|
93 |
|
|
edcl ip 192.168.0.52, buffer 2 kbyte
|
94 |
|
|
00.01:02e Gaisler Research DDR2 Controller (ver 0x0)
|
95 |
|
|
ahb: 40000000 - 60000000
|
96 |
|
|
ahb: fff00100 - fff00200
|
97 |
|
|
no sdram found
|
98 |
|
|
01.01:006 Gaisler Research AHB/APB Bridge (ver 0x0)
|
99 |
|
|
ahb: 80000000 - 80100000
|
100 |
|
|
02.01:004 Gaisler Research LEON3 Debug Support Unit (ver 0x1)
|
101 |
|
|
ahb: 90000000 - a0000000
|
102 |
|
|
AHB trace 128 lines, stack pointer 0xc00ffff0
|
103 |
|
|
CPU#0 win 8, hwbp 2, itrace 128, V8 mul/div, lddel 1
|
104 |
|
|
icache 2 * 8 kbyte, 32 byte/line lrr
|
105 |
|
|
dcache 2 * 4 kbyte, 16 byte/line lrr
|
106 |
|
|
03.04:00f European Space Agency LEON2 Memory Controller (ver 0x1)
|
107 |
|
|
ahb: 00000000 - 20000000
|
108 |
|
|
ahb: 20000000 - 40000000
|
109 |
|
|
ahb: c0000000 - c2000000
|
110 |
|
|
apb: 80000000 - 80000100
|
111 |
|
|
16-bit prom @ 0x00000000
|
112 |
|
|
32-bit static ram: 1 * 1024 kbyte @ 0xc0000000
|
113 |
|
|
01.01:00c Gaisler Research Generic APB UART (ver 0x1)
|
114 |
|
|
irq 2
|
115 |
|
|
apb: 80000100 - 80000200
|
116 |
|
|
baud rate 38461, DSU mode (FIFO debug)
|
117 |
|
|
02.01:00d Gaisler Research Multi-processor Interrupt Ctrl (ver 0x3)
|
118 |
|
|
apb: 80000200 - 80000300
|
119 |
|
|
03.01:011 Gaisler Research Modular Timer Unit (ver 0x0)
|
120 |
|
|
irq 8
|
121 |
|
|
apb: 80000300 - 80000400
|
122 |
|
|
8-bit scaler, 2 * 32-bit timers, divisor 80
|
123 |
|
|
04.01:060 Gaisler Research Keyboard PS/2 interface (ver 0x1)
|
124 |
|
|
irq 4
|
125 |
|
|
apb: 80000400 - 80000500
|
126 |
|
|
05.01:060 Gaisler Research Keyboard PS/2 interface (ver 0x1)
|
127 |
|
|
irq 5
|
128 |
|
|
apb: 80000500 - 80000600
|
129 |
|
|
08.01:01a Gaisler Research General purpose I/O port (ver 0x0)
|
130 |
|
|
apb: 80000800 - 80000900
|
131 |
|
|
0c.01:028 Gaisler Research AMBA Wrapper for OC I2C-master (ver 0x0)
|
132 |
|
|
irq 11
|
133 |
|
|
apb: 80000c00 - 80000d00
|
134 |
|
|
0f.01:052 Gaisler Research AHB status register (ver 0x0)
|
135 |
|
|
irq 7
|
136 |
|
|
apb: 80000f00 - 80001000
|
137 |
|
|
grlib> fla
|
138 |
|
|
|
139 |
|
|
Intel-style 16-bit flash on D[31:16]
|
140 |
|
|
|
141 |
|
|
Manuf. Intel
|
142 |
|
|
Device Strataflash P30
|
143 |
|
|
|
144 |
|
|
Device ID 1a1effff01cd4673
|
145 |
|
|
User ID ffffffffffffffff
|
146 |
|
|
|
147 |
|
|
|
148 |
|
|
1 x 32 Mbyte = 32 Mbyte total @ 0x00000000
|
149 |
|
|
|
150 |
|
|
|
151 |
|
|
CFI info
|
152 |
|
|
flash family : 1
|
153 |
|
|
flash size : 256 Mbit
|
154 |
|
|
erase regions : 2
|
155 |
|
|
erase blocks : 259
|
156 |
|
|
write buffer : 64 bytes
|
157 |
|
|
lock-down : yes
|
158 |
|
|
region 0 : 255 blocks of 128 Kbytes
|
159 |
|
|
region 1 : 4 blocks of 32 Kbytes
|
160 |
|
|
|
161 |
|
|
grlib> i2c scan
|
162 |
|
|
|
163 |
|
|
Scanning 7-bit address space on I2C bus:
|
164 |
|
|
Detected I2C device at address 0x2c
|
165 |
|
|
Detected I2C device at address 0x50
|
166 |
|
|
Detected I2C device at address 0x51
|
167 |
|
|
Detected I2C device at address 0x52
|
168 |
|
|
Detected I2C device at address 0x53
|
169 |
|
|
Scan of I2C bus completed. 5 devices found
|
170 |
|
|
|
171 |
|
|
grlib> i2c read 0x50 0x00 10
|
172 |
|
|
|
173 |
|
|
00: 00 01 02 03
|
174 |
|
|
04: 04 05 06 07
|
175 |
|
|
08: 08 09
|
176 |
|
|
|
177 |
|
|
grlib>
|