OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [grlib/] [util/] [debug.in.help] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
UART debugging
2
CONFIG_DEBUG_UART
3
  During simulation, the output from the UARTs is printed on the
4
  simulator console. Since the ratio between the system clock and
5
  UART baud-rate is quite high, simulating UART output will be very
6
  slow. If you say Y here, the UARTs will print a character as soon
7
  as it is stored in the transmitter data register. The transmitter
8
  ready flag will be permanently set, speeding up simulation. However,
9
  the output on the UART tx line will be garbled.  Has not impact on
10
  synthesis, but will cause the LEON test bench to fail.
11
 
12
FPU register tracing
13
CONFIG_DEBUG_FPURF
14
  If you say Y here, all writes to the floating-point unit register file
15
  will be printed on the simulator console.
16
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.