OpenCores
URL https://opencores.org/ocsvn/mips_enhanced/mips_enhanced/trunk

Subversion Repositories mips_enhanced

[/] [mips_enhanced/] [trunk/] [grlib-gpl-1.0.19-b3188/] [lib/] [techmap/] [gencomp/] [clkgen.in.h] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dimamali
 
2
#if defined CONFIG_CLK_ALTDLL
3
#define CFG_CLK_TECH stratix2
4
#elif defined CONFIG_CLK_HCLKBUF
5
#define CFG_CLK_TECH axcel
6
#elif defined CONFIG_CLK_LATDLL
7
#define CFG_CLK_TECH lattice
8
#elif defined CONFIG_CLK_CLKDLL
9
#define CFG_CLK_TECH virtex
10
#elif defined CONFIG_CLK_DCM
11
#define CFG_CLK_TECH CONFIG_SYN_TECH
12
#elif defined CONFIG_CLK_LIB18T
13
#define CFG_CLK_TECH rhlib18t
14
#else
15
#define CFG_CLK_TECH inferred
16
#endif
17
 
18
#ifndef CONFIG_CLK_MUL
19
#define CONFIG_CLK_MUL 2
20
#endif
21
 
22
#ifndef CONFIG_CLK_DIV
23
#define CONFIG_CLK_DIV 2
24
#endif
25
 
26
#ifndef CONFIG_PCI_CLKDLL
27
#define CONFIG_PCI_CLKDLL 0
28
#endif
29
 
30
#ifndef CONFIG_PCI_SYSCLK
31
#define CONFIG_PCI_SYSCLK 0
32
#endif
33
 
34
#ifndef CONFIG_CLK_NOFB
35
#define CONFIG_CLK_NOFB 0
36
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.