OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [docs/] [legal.adoc] - Blame information for rev 72

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 60 zero_gravi
<<<
2
:sectnums:
3
== Legal
4
 
5
// ####################################################################################################################
6
:sectnums!:
7
=== License
8
 
9
**BSD 3-Clause License**
10
 
11 70 zero_gravi
Copyright (c) 2022, Stephan Nolting. All rights reserved.
12 60 zero_gravi
 
13
Redistribution and use in source and binary forms, with or without modification, are permitted provided that
14
the following conditions are met:
15
 
16
. Redistributions of source code must retain the above copyright notice, this list of conditions and the
17
following disclaimer.
18
. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and
19
the following disclaimer in the documentation and/or other materials provided with the distribution.
20
. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or
21
promote products derived from this software without specific prior written permission.
22
 
23
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
24
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
25
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
26
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
27
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
28
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
29
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
30
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
31
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
32
ARISING IN ANY WAY OUT OF
33
 
34
 
35
==========================
36
**The NEORV32 RISC-V Processor** +
37 70 zero_gravi
Copyright (c) 2022, by Dipl.-Ing. Stephan Nolting. All rights reserved. +
38 60 zero_gravi
HQ: https://github.com/stnolting/neorv32 +
39
Contact: stnolting@gmail.com +
40
_made in Hanover, Germany_
41
==========================
42
 
43
<<<
44
// ####################################################################################################################
45
:sectnums!:
46
=== Proprietary Notice
47
 
48
* "GitHub" is a Subsidiary of Microsoft Corporation.
49
* "Vivado" and "Artix" are trademarks of Xilinx Inc.
50 61 zero_gravi
* "AXI", "AXI4-Lite" and "AXI4-Stream" are trademarks of Arm Holdings plc.
51 60 zero_gravi
* "ModelSim" is a trademark of Mentor Graphics – A Siemens Business.
52
* "Quartus Prime" and "Cyclone" are trademarks of Intel Corporation.
53
* "iCE40", "UltraPlus" and "Radiant" are trademarks of Lattice Semiconductor Corporation.
54
* "Windows" is a trademark of Microsoft Corporation.
55
* "Tera Term" copyright by T. Teranishi.
56
* "NeoPixel" is a trademark of Adafruit Industries.
57 70 zero_gravi
* Images/figures made with _Microsoft Power Point_.
58
* Timing diagrams made with _WaveDrom Editor_.
59
* Documentation proudly made with `asciidoctor`.
60
* All further/unreferenced products belong to their according copyright holders.
61 60 zero_gravi
 
62
PDF icons from https://www.flaticon.com and made by
63
link:https://www.freepik.com[Freepik], link:https://www.flaticon.com/authors/good-ware[Good Ware],
64
link:https://www.flaticon.com/authors/pixel-perfect[Pixel perfect], link:https://www.flaticon.com/authors/vectors-market[Vectors Market]
65
 
66
 
67
:sectnums!:
68
=== Disclaimer
69
 
70
This project is released under the BSD 3-Clause license. No copyright infringement
71
intended. Other implied or used projects might have different licensing – see their documentation to get more information.
72
 
73
 
74
:sectnums!:
75
=== Limitation of Liability for External Links
76
 
77
This document contains links to the websites of third parties ("external links"). As the content of these websites
78
is not under our control, we cannot assume any liability for such external content. In all cases, the provider of
79
information of the linked websites is liable for the content and accuracy of the information provided. At the
80
point in time when the links were placed, no infringements of the law were recognizable to us. As soon as an
81
infringement of the law becomes known to us, we will immediately remove the link in question.
82
 
83
 
84
:sectnums!:
85
=== Citing
86
 
87 70 zero_gravi
[NOTE]
88
This is an open-source project that is free of charge. Use this project in any way you like
89
(as long as it complies to the permissive license). Please quote it appropriately. 👍
90 60 zero_gravi
 
91 62 zero_gravi
.Contributors ❤️
92
[NOTE]
93 70 zero_gravi
Please add as many https://github.com/stnolting/neorv32/graphs/contributors[contributors] as possible to the `author` field. +
94 69 zero_gravi
This project would not be where it is without them.
95 62 zero_gravi
 
96 70 zero_gravi
If you are using the NEORV32 or parts of the project in some kind of publication, please cite it as follows:
97
 
98 60 zero_gravi
.BibTeX
99
[source]
100
----
101 70 zero_gravi
@misc{nolting22,
102 69 zero_gravi
  author       = {Nolting, S. and ...},
103 60 zero_gravi
  title        = {The NEORV32 RISC-V Processor},
104 70 zero_gravi
  year         = {2022},
105 60 zero_gravi
  publisher    = {GitHub},
106
  journal      = {GitHub repository},
107
  howpublished = {\url{https://github.com/stnolting/neorv32}}
108
}
109
----
110
 
111 62 zero_gravi
.DOI
112 61 zero_gravi
[TIP]
113 65 zero_gravi
This project also provides a _digital object identifier_ provided by https://zenodo.org[zenodo]:
114
https://doi.org/10.5281/zenodo.5018888[image:https://zenodo.org/badge/DOI/10.5281/zenodo.5018888.svg[title='zenodo']]
115 61 zero_gravi
 
116
 
117 60 zero_gravi
:sectnums!:
118
=== Acknowledgments
119
 
120 69 zero_gravi
**A big shout-out to the community and all https://github.com/stnolting/neorv32/graphs/contributors[contributors],
121 60 zero_gravi
who helped improving this project! ❤️**
122
 
123
https://riscv.org[RISC-V] - instruction sets want to be free!
124
 
125 70 zero_gravi
Continuous integration provided by https://github.com/features/actions[GitHub Actions] and powered by https://github.com/ghdl/ghdl[GHDL].
126 60 zero_gravi
 
127 70 zero_gravi
 
128 61 zero_gravi
=== Impressum (Imprint)
129 60 zero_gravi
 
130 72 zero_gravi
See https://github.com/stnolting/neorv32/blob/main/docs/impressum.md[`docs/impressum.md`].

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.