OpenCores
URL https://opencores.org/ocsvn/nfcc/nfcc/trunk

Subversion Repositories nfcc

[/] [nfcc/] [trunk/] [snow/] [smap.vhdl] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 arif_endro
-- ------------------------------------------------------------------------
2
-- Copyright (C) 2010 Arif Endro Nugroho
3
-- All rights reserved.
4
-- 
5
-- Redistribution and use in source and binary forms, with or without
6
-- modification, are permitted provided that the following conditions
7
-- are met:
8
-- 
9
-- 1. Redistributions of source code must retain the above copyright
10
--    notice, this list of conditions and the following disclaimer.
11
-- 2. Redistributions in binary form must reproduce the above copyright
12
--    notice, this list of conditions and the following disclaimer in the
13
--    documentation and/or other materials provided with the distribution.
14
-- 
15
-- THIS SOFTWARE IS PROVIDED BY ARIF ENDRO NUGROHO "AS IS" AND ANY EXPRESS
16
-- OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
17
-- WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
18
-- DISCLAIMED. IN NO EVENT SHALL ARIF ENDRO NUGROHO BE LIABLE FOR ANY
19
-- DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20
-- DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21
-- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22
-- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
23
-- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
24
-- ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
25
-- POSSIBILITY OF SUCH DAMAGE.
26
-- 
27
-- End Of License.
28
-- ------------------------------------------------------------------------
29
 
30
entity smap is
31
  port (
32
  lsfr             : in  bit_vector (511 downto 0);
33
  s0               : out bit_vector ( 31 downto 0);
34
  s1               : out bit_vector ( 31 downto 0);
35
  s2               : out bit_vector ( 31 downto 0);
36
  s3               : out bit_vector ( 31 downto 0);
37
  s4               : out bit_vector ( 31 downto 0);
38
  s5               : out bit_vector ( 31 downto 0);
39
  s6               : out bit_vector ( 31 downto 0);
40
  s7               : out bit_vector ( 31 downto 0);
41
  s8               : out bit_vector ( 31 downto 0);
42
  s9               : out bit_vector ( 31 downto 0);
43
  sa               : out bit_vector ( 31 downto 0);
44
  sb               : out bit_vector ( 31 downto 0);
45
  sc               : out bit_vector ( 31 downto 0);
46
  sd               : out bit_vector ( 31 downto 0);
47
  se               : out bit_vector ( 31 downto 0);
48
  sf               : out bit_vector ( 31 downto 0)
49
  );
50
end smap;
51
 
52
architecture phy of smap is
53
begin
54
 
55
--persistent connection
56
  s0               <= lsfr(511 downto 480);
57
  s1               <= lsfr(479 downto 448);
58
  s2               <= lsfr(447 downto 416);
59
  s3               <= lsfr(415 downto 384);
60
  s4               <= lsfr(383 downto 352);
61
  s5               <= lsfr(351 downto 320);
62
  s6               <= lsfr(319 downto 288);
63
  s7               <= lsfr(287 downto 256);
64
  s8               <= lsfr(255 downto 224);
65
  s9               <= lsfr(223 downto 192);
66
  sa               <= lsfr(191 downto 160);
67
  sb               <= lsfr(159 downto 128);
68
  sc               <= lsfr(127 downto  96);
69
  sd               <= lsfr( 95 downto  64);
70
  se               <= lsfr( 63 downto  32);
71
  sf               <= lsfr( 31 downto   0);
72
--persistent connection
73
 
74
end phy;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.