OpenCores
URL https://opencores.org/ocsvn/nlprg/nlprg/trunk

Subversion Repositories nlprg

[/] [nlprg/] [trunk/] [nlprg/] [rtl/] [nlprg12.v] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 fra93
/*
2
 * Generated by Digital. Don't modify this file!
3
 * Any changes will be lost if this file is regenerated.
4
 */
5
 
6
module DIG_D_FF_AS_1bit
7
#(
8
    parameter Default = 0
9
)
10
(
11
   input Set,
12
   input D,
13
   input C,
14
   input Clr,
15
   output Q,
16
   output \~Q
17
);
18
    reg state;
19
 
20
    assign Q = state;
21
    assign \~Q  = ~state;
22
 
23
    always @ (posedge C or posedge Clr or posedge Set)
24
    begin
25
        if (Set)
26
            state <= 1'b1;
27
        else if (Clr)
28
            state <= 'h0;
29
        else
30
            state <= D;
31
    end
32
 
33
    initial begin
34
        state = Default;
35
    end
36
endmodule
37
 
38
module nlprg12 (
39
  input ck,
40
  input rst,
41
  output [11:0] o
42
);
43
  wire o0;
44
  wire o1;
45
  wire o2;
46
  wire o3;
47
  wire o4;
48
  wire o5;
49
  wire o6;
50
  wire o7;
51
  wire o8;
52
  wire o9;
53
  wire o10;
54
  wire o11;
55
  wire s0;
56
  wire s1;
57
  wire s2;
58
  wire s3;
59
  wire s4;
60
  DIG_D_FF_AS_1bit #(
61
    .Default(0)
62
  )
63
  DIG_D_FF_AS_1bit_i0 (
64
    .Set( 1'b0 ),
65
    .D( s0 ),
66
    .C( ck ),
67
    .Clr( rst ),
68
    .Q( o0 )
69
  );
70
  DIG_D_FF_AS_1bit #(
71
    .Default(0)
72
  )
73
  DIG_D_FF_AS_1bit_i1 (
74
    .Set( 1'b0 ),
75
    .D( s1 ),
76
    .C( ck ),
77
    .Clr( rst ),
78
    .Q( o2 )
79
  );
80
  DIG_D_FF_AS_1bit #(
81
    .Default(0)
82
  )
83
  DIG_D_FF_AS_1bit_i2 (
84
    .Set( 1'b0 ),
85
    .D( s2 ),
86
    .C( ck ),
87
    .Clr( rst ),
88
    .Q( o1 )
89
  );
90
  DIG_D_FF_AS_1bit #(
91
    .Default(0)
92
  )
93
  DIG_D_FF_AS_1bit_i3 (
94
    .Set( 1'b0 ),
95
    .D( s3 ),
96
    .C( ck ),
97
    .Clr( rst ),
98
    .Q( o3 )
99
  );
100
  DIG_D_FF_AS_1bit #(
101
    .Default(0)
102
  )
103
  DIG_D_FF_AS_1bit_i4 (
104
    .Set( 1'b0 ),
105
    .D( s4 ),
106
    .C( ck ),
107
    .Clr( rst ),
108
    .Q( o4 )
109
  );
110
  DIG_D_FF_AS_1bit #(
111
    .Default(0)
112
  )
113
  DIG_D_FF_AS_1bit_i5 (
114
    .Set( 1'b0 ),
115
    .D( o4 ),
116
    .C( ck ),
117
    .Clr( rst ),
118
    .Q( o5 )
119
  );
120
  DIG_D_FF_AS_1bit #(
121
    .Default(0)
122
  )
123
  DIG_D_FF_AS_1bit_i6 (
124
    .Set( 1'b0 ),
125
    .D( o5 ),
126
    .C( ck ),
127
    .Clr( rst ),
128
    .Q( o6 )
129
  );
130
  DIG_D_FF_AS_1bit #(
131
    .Default(0)
132
  )
133
  DIG_D_FF_AS_1bit_i7 (
134
    .Set( 1'b0 ),
135
    .D( o6 ),
136
    .C( ck ),
137
    .Clr( rst ),
138
    .Q( o7 )
139
  );
140
  DIG_D_FF_AS_1bit #(
141
    .Default(0)
142
  )
143
  DIG_D_FF_AS_1bit_i8 (
144
    .Set( 1'b0 ),
145
    .D( o7 ),
146
    .C( ck ),
147
    .Clr( rst ),
148
    .Q( o8 )
149
  );
150
  DIG_D_FF_AS_1bit #(
151
    .Default(0)
152
  )
153
  DIG_D_FF_AS_1bit_i9 (
154
    .Set( 1'b0 ),
155
    .D( o8 ),
156
    .C( ck ),
157
    .Clr( rst ),
158
    .Q( o9 )
159
  );
160
  DIG_D_FF_AS_1bit #(
161
    .Default(0)
162
  )
163
  DIG_D_FF_AS_1bit_i10 (
164
    .Set( 1'b0 ),
165
    .D( o9 ),
166
    .C( ck ),
167
    .Clr( rst ),
168
    .Q( o10 )
169
  );
170
  DIG_D_FF_AS_1bit #(
171
    .Default(0)
172
  )
173
  DIG_D_FF_AS_1bit_i11 (
174
    .Set( 1'b0 ),
175
    .D( o10 ),
176
    .C( ck ),
177
    .Clr( rst ),
178
    .Q( o11 )
179
  );
180
  assign o[0] = o0;
181
  assign o[1] = o1;
182
  assign o[2] = o2;
183
  assign o[3] = o3;
184
  assign o[4] = o4;
185
  assign o[5] = o5;
186
  assign o[6] = o6;
187
  assign o[7] = o7;
188
  assign o[8] = o8;
189
  assign o[9] = o9;
190
  assign o[10] = o10;
191
  assign o[11] = o11;
192
  assign s0 = ~ ((o9 ^ o11) ^ o4);
193
  assign s2 = ((o8 ^ o10) ^ o0);
194
  assign s1 = ((o5 ^ o7) ^ o1);
195
  assign s4 = (~ (o5 ^ o3) ^ ((o2 & (o1 & o0)) & ((~ (o11 | o10) & ~ (o9 | o8)) & (~ (o7 | o6) & ~ (o5 | o4)))));
196
  assign s3 = ((o4 ^ o6) ^ o2);
197
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.