OpenCores
URL https://opencores.org/ocsvn/nysa_sata/nysa_sata/trunk

Subversion Repositories nysa_sata

[/] [nysa_sata/] [trunk/] [README.md] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 cospan
nysa-sata-stack
2
===============
3
 
4
Sata stack written in Verilog
5
 
6
Staus: TLDR Version: Simulations are working
7
 
8
This code was written a long time ago and I've learned much more about verilog and project organization
9
since then. It has been proven in a Virtex 6 FPGA reading and writing to/from four Sata 2 hard drives at
10
Most of the license is MIT but some of the licenses are GPL
11
 
12
TODO: Fix Link layer... there is a small FIFO in there that is used to handle all starting and stopping
13
of the read, it's a work around and needs to be fixed
14
 
15
TODO: Fix Link layer so that it only instantiates one instance of the scrambler, not two
16
 
17
Code Organization:
18
 
19
    rtl/
20
      sata_stack.v (Top File that applications interface with)
21
      sata_defines.v (Set defines for the stack in here)
22
 
23
    generic/ (small modules used throughout the design)
24
      blk_mem.v (wraps around an infered block memory generator)
25
      cross_clock_enable.v (simple module that allows users to
26
                            send enables across a clock domain)
27
      debounce.v (debounce)
28
      ppfifo.v (ping pong FIFO, similar to a ping pong buffer
29
                except the user doesn't need to track the
30
                addresses)
31
 
32
    command/
33
      sata_command_layer.v (Sata Command Layer)
34
 
35
    transport/
36
      sata_transport_layer.v (Sata Transport Layer)
37
 
38
    link/
39
      sata_link_layer.v (Sata Link Layer)
40
      sata_link_layer_read.v (Sata link layer read side)
41
      sata_link_layer_write.v (Sata link layer write side)
42
      scrambler.v (scrambles/descrambles primitives)
43
      crc.v (Cyclical Redundancy Check/ creator)
44
      cont_controller.v (controls the scrambling of primitives)
45
 
46
    phy/
47
      sata_phy_layer.v (Sata phy layer)
48
      oob_controller.v (out of band controller)
49
 
50
    platform/
51
      sata_platform.v (This is a template file you can use to interface with the gigabit transceivers)
52
 
53
 
54
Soapbox:
55
 
56
Although I believe this code should be distributed for free and people should redistribute their software
57
I leave the ethics up to the user and have licensesed most of the code as MIT but I did use some GPL cores
58
and if the user desires to use this in their closed source project be warned about the GPL'ed modules in
59
this stack.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.