OpenCores
URL https://opencores.org/ocsvn/nysa_sata/nysa_sata/trunk

Subversion Repositories nysa_sata

[/] [nysa_sata/] [trunk/] [sim/] [single_sata.sav] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 cospan
[*]
2
[*] GTKWave Analyzer v3.3.34 (w)1999-2012 BSI
3
[*] Mon Feb 11 22:50:13 2013
4
[*]
5
[dumpfile] "/home/cospan/wowspace/HSR_FPGA/verilog/sim/design.vcd"
6
[dumpfile_mtime] "Mon Feb 11 22:46:04 2013"
7
[dumpfile_size] 17003888
8
[savefile] "/home/cospan/wowspace/HSR_FPGA/verilog/sim/single_sata.sav"
9
[timestart] 0
10
[size] 1918 995
11
[pos] -1 -1
12
*-22.388933 300000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] simple_tb.
14
[sst_width] 223
15
[signals_width] 206
16
[sst_expanded] 1
17
[sst_vpaned_height] 250
18
@200
19
-User Controller
20
@28
21
simple_tb.sata_clk
22
simple_tb.rst
23
@200
24
-
25
@800201
26
-Stimulus
27
@29
28
simple_tb.ss.single_rdwr
29
@23
30
simple_tb.ss.sector_count[15:0]
31
simple_tb.ss.sector_address[47:0]
32
@29
33
simple_tb.platform_ready
34
simple_tb.ss.write_data_en
35
@1000201
36
-Stimulus
37
@28
38
simple_tb.linkup
39
simple_tb.ss.user_din_ready[1:0]
40
simple_tb.ss.user_din_activate[1:0]
41
simple_tb.ss.user_din_stb
42
@22
43
simple_tb.ss.user_din_size[23:0]
44
simple_tb.ss.user_din[31:0]
45
@200
46
-Command Layer
47
-
48
-
49
-Fake Hard Drive
50
@28
51
simple_tb.hd_ready
52
@200
53
-Sata Stack
54
-Command Layer
55
[pattern_trace] 1
56
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.