Subversion Repositories oms8051mini

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// alu for 8051 Core                                            ////

////                                                              ////

//// This file is part of the 8051 cores project                  ////

////  http://www.opencores.org/cores/oms8051mini/                 ////

////                                                              ////

//// Description                                                  ////

//// Implementation of aritmetic unit  according to               ////

//// 8051 IP core specification document. Uses divide.v and       ////

//// multiply.v                                                   ////

////                                                              ////

//// To Do:                                                       ////

////  pc signed add                                               ////

////                                                              ////

//// Author(s):                                                   ////

////      - Simon Teran, simont@opencores.org                     ////

////      - Dinesh Annayya, dinesha@opencores.org                 ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

////   v0.0 - Dinesh A, 5th Jan 2017

////        1. Active edge of reset changed from High to Low

//////////////////////////////////////////////////////////////////////

////                                                              ////

//// Copyright (C) 2001 Authors and OPENCORES.ORG                 ////

////                                                              ////

//// This source file may be used and distributed without         ////

//// restriction provided that this copyright statement is not    ////

//// removed from the file and that any derivative work contains  ////

//// the original copyright notice and the associated disclaimer. ////

////                                                              ////

//// This source file is free software; you can redistribute it   ////

//// and/or modify it under the terms of the GNU Lesser General   ////

//// Public License as published by the Free Software Foundation; ////

//// either version 2.1 of the License, or (at your option) any   ////

//// later version.                                               ////

////                                                              ////

//// This source is distributed in the hope that it will be       ////

//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////

//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////

//// PURPOSE. See the GNU Lesser General Public License for more  ////

//// details.                                                     ////

////                                                              ////

//// You should have received a copy of the GNU Lesser General    ////

//// Public License along with this source; if not, download it   ////

//// from http://www.opencores.org/lgpl.shtml                     ////

////                                                              ////

//////////////////////////////////////////////////////////////////////

//

// CVS Revision History

//

// $Log: not supported by cvs2svn $

// Revision 1.9  2002/09/30 17:33:59  simont

// prepared header

//

//

`include "top_defines.v"

module oc8051_alu (clk, resetn, op_code, src1, src2, src3, srcCy, srcAc, bit_in, des1, des2, des1_r, desCy, desAc, desOv);

//

// op_code      (in)  operation code [oc8051_decoder.alu_op -r]

// src1         (in)  first operand [oc8051_alu_src1_sel.des]

// src2         (in)  second operand [oc8051_alu_src2_sel.des]

// src3         (in)  third operand [oc8051_alu_src3_sel.des]

// srcCy        (in)  carry input [oc8051_cy_select.data_out]

// srcAc        (in)  auxiliary carry input [oc8051_psw.data_out[6] ]

// bit_in       (in)  bit input, used for logic operatins on bits [oc8051_ram_sel.bit_out]

// des1         (out) 

// des1_r       (out)

// des2         (out)

// desCy        (out) carry output [oc8051_ram_top.bit_data_in, oc8051_acc.bit_in, oc8051_b_register.bit_in, oc8051_psw.cy_in, oc8051_ports.bit_in]

// desAc        (out) auxiliary carry output [oc8051_psw.ac_in]

// desOv        (out) Overflow output [oc8051_psw.ov_in]

//

input srcCy, srcAc, bit_in, clk, resetn; input [3:0] op_code; input [7:0] src1, src2, src3;

output desCy, desAc, desOv;

output [7:0] des1, des2;

output [7:0] des1_r;

reg desCy, desAc, desOv;

reg [7:0] des1, des2;

reg [7:0] des1_r;

reg idesCy, idesAc, idesOv;

reg [7:0] ides1, ides2;

reg [7:0] ides1_r;

//

//add

//

wire [4:0] add1, add2, add3, add4;

wire [3:0] add5, add6, add7, add8;

wire [1:0] add9, adda, addb, addc;

//

//sub

//

wire [4:0] sub1, sub2, sub3, sub4;

wire [3:0] sub5, sub6, sub7, sub8;

wire [1:0] sub9, suba, subb, subc;

//

//mul

//

  wire [7:0] mulsrc1, mulsrc2;

  wire mulOv;

  reg enable_mul;

//

//div

//

wire [7:0] divsrc1,divsrc2;

wire divOv;

reg enable_div;

//

//da

//

reg da_tmp;

//reg [8:0] da1;

oc8051_multiply oc8051_mul1(.clk(clk), .resetn(resetn), .enable(enable_mul), .src1(src1), .src2(src2), .des1(mulsrc1), .des2(mulsrc2), .desOv(mulOv));

oc8051_divide oc8051_div1(.clk(clk), .resetn(resetn), .enable(enable_div), .src1(src1), .src2(src2), .des1(divsrc1), .des2(divsrc2), .desOv(divOv));

/* Add */

assign add1 = {1'b0,src1[3:0]};

assign add2 = {1'b0,src2[3:0]};

assign add3 = {3'b000,srcCy};

assign add4 = add1+add2+add3;

assign add5 = {1'b0,src1[6:4]};

assign add6 = {1'b0,src2[6:4]};

assign add7 = {1'b0,1'b0,1'b0,add4[4]};

assign add8 = add5+add6+add7;

assign add9 = {1'b0,src1[7]};

assign adda = {1'b0,src2[7]};

assign addb = {1'b0,add8[3]};

assign addc = add9+adda+addb;

/* Sub */

assign sub1 = {1'b1,src1[3:0]};

assign sub2 = {1'b0,src2[3:0]};

assign sub3 = {1'b0,1'b0,1'b0,srcCy};

assign sub4 = sub1-sub2-sub3;

assign sub5 = {1'b1,src1[6:4]};

assign sub6 = {1'b0,src2[6:4]};

assign sub7 = {1'b0,1'b0,1'b0, !sub4[4]};

assign sub8 = sub5-sub6-sub7;

assign sub9 = {1'b1,src1[7]};

assign suba = {1'b0,src2[7]};

assign subb = {1'b0,!sub8[3]};

assign subc = sub9-suba-subb;

always @(op_code or src1 or src2 or srcCy or srcAc or bit_in or src3 or mulsrc1 or mulsrc2 or mulOv or divsrc1 or divsrc2 or divOv or addc or add8 or add4 or sub4 or sub8 or subc or da_tmp)

begin

  case (op_code)

//operation add

    `OC8051_ALU_ADD: begin

      ides1 = {addc[0],add8[2:0],add4[3:0]};

      ides2 = src3+ {7'b0, addc[1]};

      idesCy = addc[1];

      idesAc = add4[4];

      idesOv = addc[1] ^ add8[3];

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation subtract

    `OC8051_ALU_SUB: begin

      ides1 = {subc[0],sub8[2:0],sub4[3:0]};

      ides2 = 8'h00;

      idesCy = !subc[1];

      idesAc = !sub4[4];

      idesOv = !subc[1] ^ sub8[3];

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation multiply

    `OC8051_ALU_MUL: begin

      ides1 = mulsrc1;

      ides2 = mulsrc2;

      idesOv = mulOv;

      idesCy = 1'b0;

      idesAc = 1'bx;

      enable_mul = 1'b1;

      enable_div = 1'b0;

    end

//operation divide

    `OC8051_ALU_DIV: begin

      ides1 = divsrc1;

      ides2 = divsrc2;

      idesOv = divOv;

      idesAc = 1'bx;

      idesCy = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b1;

    end

//operation decimal adjustment

    `OC8051_ALU_DA: begin

/*      da1= {1'b0, src1};

      if (srcAc==1'b1 | da1[3:0]>4'b1001) da1= da1+ 9'b0_0000_0110;

      da1[8]= da1[8] | srcCy;

      if (da1[8]==1'b1) da1=da1+ 9'b0_0110_0000;

      des1=da1[7:0];

      des2=8'h00;

      desCy=da1[8];*/

      if (srcAc==1'b1 | src1[3:0]>4'b1001) {da_tmp, ides1[3:0]} = {1'b0, src1[3:0]}+ 5'b00110;

      else {da_tmp, ides1[3:0]} = {1'b0, src1[3:0]};

      if (srcCy==1'b1 | src1[7:4]>4'b1001)

        {idesCy, ides1[7:4]} = {srcCy, src1[7:4]}+ 5'b00110 + {4'b0, da_tmp};

      else {idesCy, ides1[7:4]} = {srcCy, src1[7:4]} + {4'b0, da_tmp};

      ides2 = 8'h00;

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation not

// bit operation not

    `OC8051_ALU_NOT: begin

      ides1 = ~src1;

      ides2 = 8'h00;

      idesCy = !srcCy;

      idesAc = 1'bx;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation and

//bit operation and

    `OC8051_ALU_AND: begin

      ides1 = src1 & src2;

      ides2 = 8'h00;

      idesCy = srcCy & bit_in;

      idesAc = 1'bx;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation xor

// bit operation xor

    `OC8051_ALU_XOR: begin

      ides1 = src1 ^ src2;

      ides2 = 8'h00;

      idesCy = srcCy ^ bit_in;

      idesAc = 1'bx;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation or

// bit operation or

    `OC8051_ALU_OR: begin

      ides1 = src1 | src2;

      ides2 = 8'h00;

      idesCy = srcCy | bit_in;

      idesAc = 1'bx;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation rotate left

// bit operation cy= cy or (not ram)

    `OC8051_ALU_RL: begin

      ides1 = {src1[6:0], src1[7]};

      ides2 = 8'h00;

      idesCy = srcCy | !bit_in;

      idesAc = 1'bx;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation rotate left with carry and swap nibbles

    `OC8051_ALU_RLC: begin

      ides1 = {src1[6:0], srcCy};

      ides2 = {src1[3:0], src1[7:4]};

      idesCy = src1[7];

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation rotate right

    `OC8051_ALU_RR: begin

      ides1 = {src1[0], src1[7:1]};

      ides2 = 8'h00;

      idesCy = srcCy & !bit_in;

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation rotate right with carry

    `OC8051_ALU_RRC: begin

      ides1 = {srcCy, src1[7:1]};

      ides2 = 8'h00;

      idesCy = src1[0];

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation pcs Add

    `OC8051_ALU_PCS: begin

      if (src1[7]) begin

        ides1 = src2+src1;

        ides2 = src3;

      end else {ides2, ides1} = {src3,src2} + {8'h00, src1};

      idesCy = 1'b0;

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

//operation exchange

//if carry = 0 exchange low order digit

    `OC8051_ALU_XCH: begin

      if (srcCy)

      begin

        ides1 = src2;

        ides2 = src1;

      end else begin

        ides1 = {src1[7:4],src2[3:0]};

        ides2 = {src2[7:4],src1[3:0]};

      end

      idesCy = 1'b0;

      idesAc = 1'b0;

      idesOv = 1'b0;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

    default: begin

      ides1 = src1;

      ides2 = src2;

      idesCy = srcCy;

      idesAc = srcAc;

      idesOv = 1'bx;

      enable_mul = 1'b0;

      enable_div = 1'b0;

    end

  endcase

end

always @(posedge clk or negedge resetn)

  if (resetn == 1'b0) begin

    ides1_r <= #1 8'h0;

  end else begin

    ides1_r <= #1 ides1;

  end

always @(posedge clk or negedge resetn)

  if (resetn == 1'b0) begin

    desCy <= #1 1'b0;

    desAc <= #1 1'b0;

    desOv <= #1 1'b0;

    des1 <= #1 8'h00;

    des2 <= #1 1'h00;

    des1_r <= #1 1'h00;

  end else begin

    desCy <= #1 idesCy;

    desAc <= #1 idesAc;

    desOv <= #1 idesOv;

    des1 <= #1 ides1;

    des2 <= #1 ides2;

    des1_r <= #1 ides1_r;

  end

endmodule