OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [glog/] [irun/] [int_divmul.log] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 dinesha
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
2
TOOL:   irun(64)        11.10-s021: Started on Nov 27, 2016 at 19:37:04 IST
3
irun
4
        -64bit
5
        -R
6
        +access+rcw
7
        +DUMP
8
        +INTERNAL_ROM
9
        -l ../log/run.log
10
 
11
   User defined plus("+") options:
12
        +DUMP
13
        +INTERNAL_ROM
14
 
15
Loading snapshot worklib.tb_top:v .................... Done
16
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
17
ncsim> run
18
i : 02
19
i : 00
20
i : 08
21
i : 12
22
i : 00
23
i : 64
24
i : 80
25
i : fe
26
i : 75
27
i : 81
28
NOTE : Load memory with Initial delivery content
29
NOTE : Initial Load End
30
--> Dumpping the design
31
NOTE: COMMUNICATION (RE)STARTED
32
################################
33
TEST STATUS : PASSED
34
################################
35
Simulation complete via $finish(1) at time 46076 NS + 0
36
../tb/tb_top.v:371       $finish;
37
ncsim> exit
38
TOOL:   irun(64)        11.10-s021: Exiting on Nov 27, 2016 at 19:37:08 IST  (total: 00:00:04)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.