OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [sw/] [board/] [artyram.ld] - Blame information for rev 52

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 dgisselq
/*******************************************************************************
2
*
3
* Filename:     arty.ld
4
*
5
* Project:      OpenArty, an entirely open SoC based upon the Arty platform
6
*
7
* Purpose:      This script provides a description of the memory on the Arty,
8
*               for the purposes of where to place programs in memory during
9 52 dgisselq
*       linking.
10 41 dgisselq
*
11
* Creator:      Dan Gisselquist, Ph.D.
12
*               Gisselquist Technology, LLC
13
*
14
********************************************************************************
15
*
16 52 dgisselq
* Copyright (C) 2016-2017, Gisselquist Technology, LLC
17 41 dgisselq
*
18
* This program is free software (firmware): you can redistribute it and/or
19
* modify it under the terms of  the GNU General Public License as published
20
* by the Free Software Foundation, either version 3 of the License, or (at
21
* your option) any later version.
22
*
23
* This program is distributed in the hope that it will be useful, but WITHOUT
24
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
* for more details.
27
*
28
* License:      GPL, v3, as defined and found on www.gnu.org,
29
*               http://www.gnu.org/licenses/gpl.html
30
*
31
*
32
*******************************************************************************/
33
 
34
ENTRY(_start)
35
 
36
MEMORY
37
{
38 52 dgisselq
        blkram (wx) : ORIGIN = 0x00020000, LENGTH = 0x00020000
39
        flash  (rx) : ORIGIN = 0x01000000, LENGTH = 0x01000000
40
        sdram  (wx) : ORIGIN = 0x10000000, LENGTH = 0x10000000
41 41 dgisselq
}
42
 
43
_flash  = ORIGIN(flash);
44
_blkram = ORIGIN(blkram);
45
_sdram  = ORIGIN(sdram);
46 52 dgisselq
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
47 41 dgisselq
 
48
SECTIONS
49
{
50
        .rocode ORIGIN(blkram) : {
51
                _boot_address = .;
52
                *(.start) *(.boot)
53
                _kernel_image_start = . ;
54
                *(.kernel)
55 49 dgisselq
                *(.text.startup)
56 52 dgisselq
                *(.text*)
57 41 dgisselq
                *(.rodata*) *(.strings)
58
                *(.data) *(COMMON) *(.bss)
59
                }> blkram
60
        _sdram_image_start = . ;
61
        _sdram_image_end = . ;
62
        .bss : {
63
                *(.bss)
64
                _bss_image_end = . ;
65
                } > blkram
66
        _top_of_heap = .;
67
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.