OpenCores
URL https://opencores.org/ocsvn/openjtag-project/openjtag-project/trunk

Subversion Repositories openjtag-project

[/] [openjtag-project/] [branches/] [Quartus ver V9.1/] [Open_JTAG.vwf] - Blame information for rev 15

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 14 rmileca
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
 
7
/*
8
Copyright (C) 1991-2008 Altera Corporation
9
Your use of Altera Corporation's design tools, logic functions
10
and other software and tools, and its AMPP partner logic
11
functions, and any output files from any of the foregoing
12
(including device programming or simulation files), and any
13
associated documentation or information are expressly subject
14
to the terms and conditions of the Altera Program License
15
Subscription Agreement, Altera MegaCore Function License
16
Agreement, or other applicable license agreement, including,
17
without limitation, that your use is for the sole purpose of
18
programming logic devices manufactured by Altera and sold by
19
Altera or its authorized distributors.  Please refer to the
20
applicable agreement for further details.
21
*/
22
 
23
HEADER
24
{
25
        VERSION = 1;
26
        TIME_UNIT = ns;
27
        DATA_OFFSET = 0.0;
28
        DATA_DURATION = 4000.0;
29
        SIMULATION_TIME = 0.0;
30
        GRID_PHASE = 0.0;
31
        GRID_PERIOD = 100.0;
32
        GRID_DUTY_CYCLE = 50;
33
}
34
 
35
SIGNAL("clk")
36
{
37
        VALUE_TYPE = NINE_LEVEL_BIT;
38
        SIGNAL_TYPE = SINGLE_BIT;
39
        WIDTH = 1;
40
        LSB_INDEX = -1;
41
        DIRECTION = INPUT;
42
        PARENT = "";
43
}
44
 
45
SIGNAL("tck")
46
{
47
        VALUE_TYPE = NINE_LEVEL_BIT;
48
        SIGNAL_TYPE = SINGLE_BIT;
49
        WIDTH = 1;
50
        LSB_INDEX = -1;
51
        DIRECTION = OUTPUT;
52
        PARENT = "";
53
}
54
 
55
SIGNAL("tms")
56
{
57
        VALUE_TYPE = NINE_LEVEL_BIT;
58
        SIGNAL_TYPE = SINGLE_BIT;
59
        WIDTH = 1;
60
        LSB_INDEX = -1;
61
        DIRECTION = OUTPUT;
62
        PARENT = "";
63
}
64
 
65
TRANSITION_LIST("clk")
66
{
67
        NODE
68
        {
69
                REPEAT = 1;
70
                NODE
71
                {
72
                        REPEAT = 200;
73
                        LEVEL 0 FOR 10.0;
74
                        LEVEL 1 FOR 10.0;
75
                }
76
        }
77
}
78
 
79
TRANSITION_LIST("tck")
80
{
81
        NODE
82
        {
83
                REPEAT = 1;
84
                LEVEL 0 FOR 4000.0;
85
        }
86
}
87
 
88
TRANSITION_LIST("tms")
89
{
90
        NODE
91
        {
92
                REPEAT = 1;
93
                LEVEL X FOR 4000.0;
94
        }
95
}
96
 
97
DISPLAY_LINE
98
{
99
        CHANNEL = "clk";
100
        EXPAND_STATUS = COLLAPSED;
101
        RADIX = ASCII;
102
        TREE_INDEX = 0;
103
        TREE_LEVEL = 0;
104
}
105
 
106
DISPLAY_LINE
107
{
108
        CHANNEL = "tck";
109
        EXPAND_STATUS = COLLAPSED;
110
        RADIX = ASCII;
111
        TREE_INDEX = 1;
112
        TREE_LEVEL = 0;
113
}
114
 
115
DISPLAY_LINE
116
{
117
        CHANNEL = "tms";
118
        EXPAND_STATUS = COLLAPSED;
119
        RADIX = Hexadecimal;
120
        TREE_INDEX = 2;
121
        TREE_LEVEL = 0;
122
}
123
 
124
TIME_BAR
125
{
126
        TIME = 0;
127
        MASTER = TRUE;
128
}
129
;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.