OpenCores
URL https://opencores.org/ocsvn/openjtag-project/openjtag-project/trunk

Subversion Repositories openjtag-project

[/] [openjtag-project/] [trunk/] [OpenJTAG/] [Quartus_II/] [tap_sm.bsf] - Blame information for rev 18

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 rmileca
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2007 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 16 16 184 144)
24
        (text "tap_sm" (rect 5 0 41 12)(font "Arial" ))
25
        (text "inst" (rect 8 112 25 124)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "clk" (rect 0 0 14 12)(font "Arial" ))
30
                (text "clk" (rect 21 27 35 39)(font "Arial" ))
31
                (line (pt 0 32)(pt 16 32)(line_width 1))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "rst" (rect 0 0 12 12)(font "Arial" ))
37
                (text "rst" (rect 21 43 33 55)(font "Arial" ))
38
                (line (pt 0 48)(pt 16 48)(line_width 1))
39
        )
40
        (port
41
                (pt 0 64)
42
                (input)
43
                (text "new_state[3..0]" (rect 0 0 75 12)(font "Arial" ))
44
                (text "new_state[3..0]" (rect 21 59 96 71)(font "Arial" ))
45
                (line (pt 0 64)(pt 16 64)(line_width 3))
46
        )
47
        (port
48
                (pt 168 32)
49
                (output)
50
                (text "tck" (rect 0 0 15 12)(font "Arial" ))
51
                (text "tck" (rect 132 27 147 39)(font "Arial" ))
52
                (line (pt 168 32)(pt 152 32)(line_width 1))
53
        )
54
        (port
55
                (pt 168 48)
56
                (output)
57
                (text "tms" (rect 0 0 18 12)(font "Arial" ))
58
                (text "tms" (rect 129 43 147 55)(font "Arial" ))
59
                (line (pt 168 48)(pt 152 48)(line_width 1))
60
        )
61
        (port
62
                (pt 168 64)
63
                (output)
64
                (text "wrk" (rect 0 0 16 12)(font "Arial" ))
65
                (text "wrk" (rect 131 59 147 71)(font "Arial" ))
66
                (line (pt 168 64)(pt 152 64)(line_width 1))
67
        )
68
        (port
69
                (pt 168 80)
70
                (output)
71
                (text "sm[3..0]" (rect 0 0 41 12)(font "Arial" ))
72
                (text "sm[3..0]" (rect 106 75 147 87)(font "Arial" ))
73
                (line (pt 168 80)(pt 152 80)(line_width 3))
74
        )
75
        (drawing
76
                (rectangle (rect 16 16 152 112)(line_width 1))
77
        )
78
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.