OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [bin/] [cov_exclude_bits.dat] - Blame information for rev 122

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 122 olivier.gi
#============================================
2
# FRONTENT
3
#============================================
4
 
5
# Exclude pc[0] as these are constant signals
6
 -ere instance tb_openMSP430\.dut\.frontend_0\.pc\[0\]
7
 -ere instance tb_openMSP430\.dut\.frontend_0\.pc_incr\[0\]
8
 
9
# Exclude irq_addr[15:5] and irq_addr[0] as these are constant signals
10
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[15\]
11
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[14\]
12
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[13\]
13
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[12\]
14
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[11\]
15
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[10\]
16
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[9\]
17
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[8\]
18
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[7\]
19
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[6\]
20
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[5\]
21
 -ere instance tb_openMSP430\.dut\.frontend_0\.irq_addr\[0\]
22
 
23
# Exclude inst_ad[7/5/3/2] as these are constant signals
24
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad\[7\]
25
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad\[5\]
26
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad\[3\]
27
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad\[2\]
28
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad_nxt\[7\]
29
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad_nxt\[5\]
30
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad_nxt\[3\]
31
 -ere instance tb_openMSP430\.dut\.frontend_0\.inst_ad_nxt\[2\]
32
 
33
# Diverse remaining constants
34
 -ere instance tb_openMSP430\.dut\.frontend_0\.ext_incr\[0\]
35
 
36
 
37
#============================================
38
# EXECUTION UNIT
39
#============================================
40
 
41
# Exclude pc[0] as these are constant signals
42
 -ere instance tb_openMSP430\.dut\.execution_unit_0\.pc\[0\]
43
 
44
# Exclude inst_ad[7/5/3/2] as these are constant signals
45
 -ere instance tb_openMSP430\.dut\.execution_unit_0\.inst_ad\[7\]
46
 -ere instance tb_openMSP430\.dut\.execution_unit_0\.inst_ad\[5\]
47
 -ere instance tb_openMSP430\.dut\.execution_unit_0\.inst_ad\[3\]
48
 -ere instance tb_openMSP430\.dut\.execution_unit_0\.inst_ad\[2\]
49
 
50
 
51
#============================================
52
# MEMORY BACKBONE
53
#============================================
54
 
55
# Higher peripheral address bits might be constants depending on the configuration
56
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[13\]
57
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[12\]
58
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[11\]
59
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[10\]
60
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[9\]
61
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr\[8\]
62
 
63
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[14\]
64
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[13\]
65
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[12\]
66
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[11\]
67
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[10\]
68
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[9\]
69
 -ere instance tb_openMSP430\.dut\.mem_backbone_0\.per_addr_ful\[8\]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.