OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run_all] - Blame information for rev 149

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 91 olivier.gi
#!/bin/bash
2 2 olivier.gi
 
3 65 olivier.gi
# Disable waveform dumping
4
OMSP_NODUMP=1
5
export OMSP_NODUMP
6
 
7 122 olivier.gi
# Choose simulator:
8
#                   - iverilog  : Icarus Verilog  (default)
9
#                   - cver      : CVer
10
#                   - verilog   : Verilog-XL
11
#                   - ncverilog : NC-Verilog
12
#                   - vcs       : VCS
13
#                   - vsim      : Modelsim
14
#                   - isim      : Xilinx simulator
15
OMSP_SIMULATOR=iverilog
16
export OMSP_SIMULATOR
17 2 olivier.gi
 
18 134 olivier.gi
rm -rf ./cov_work
19 122 olivier.gi
rm -rf ./log/*.log
20
mkdir  ./log
21
 
22 2 olivier.gi
# Two-Operand Arithmetic test patterns
23 134 olivier.gi
../bin/msp430sim two-op_mov               | tee ./log/two-op_mov.log
24
../bin/msp430sim two-op_mov-b             | tee ./log/two-op_mov-b.log
25
../bin/msp430sim two-op_add               | tee ./log/two-op_add.log
26
../bin/msp430sim two-op_add-b             | tee ./log/two-op_add-b.log
27
../bin/msp430sim two-op_addc              | tee ./log/two-op_addc.log
28
../bin/msp430sim two-op_sub               | tee ./log/two-op_sub.log
29
../bin/msp430sim two-op_subc              | tee ./log/two-op_subc.log
30
../bin/msp430sim two-op_cmp               | tee ./log/two-op_cmp.log
31
../bin/msp430sim two-op_bit               | tee ./log/two-op_bit.log
32
../bin/msp430sim two-op_bic               | tee ./log/two-op_bic.log
33
../bin/msp430sim two-op_bis               | tee ./log/two-op_bis.log
34
../bin/msp430sim two-op_xor               | tee ./log/two-op_xor.log
35
../bin/msp430sim two-op_and               | tee ./log/two-op_and.log
36
../bin/msp430sim two-op_dadd              | tee ./log/two-op_dadd.log
37
../bin/msp430sim two-op_autoincr          | tee ./log/two-op_autoincr.log
38
../bin/msp430sim two-op_autoincr-b        | tee ./log/two-op_autoincr-b.log
39 2 olivier.gi
 
40
# Conditional Jump test patterns
41 134 olivier.gi
../bin/msp430sim c-jump_jeq               | tee ./log/c-jump_jeq.log
42
../bin/msp430sim c-jump_jne               | tee ./log/c-jump_jne.log
43
../bin/msp430sim c-jump_jc                | tee ./log/c-jump_jc.log
44
../bin/msp430sim c-jump_jnc               | tee ./log/c-jump_jnc.log
45
../bin/msp430sim c-jump_jn                | tee ./log/c-jump_jn.log
46
../bin/msp430sim c-jump_jge               | tee ./log/c-jump_jge.log
47
../bin/msp430sim c-jump_jl                | tee ./log/c-jump_jl.log
48
../bin/msp430sim c-jump_jmp               | tee ./log/c-jump_jmp.log
49 2 olivier.gi
 
50
# Single-Operand Arithmetic test patterns
51 134 olivier.gi
../bin/msp430sim sing-op_rrc              | tee ./log/sing-op_rrc.log
52
../bin/msp430sim sing-op_rra              | tee ./log/sing-op_rra.log
53
../bin/msp430sim sing-op_swpb             | tee ./log/sing-op_swpb.log
54
../bin/msp430sim sing-op_sxt              | tee ./log/sing-op_sxt.log
55
../bin/msp430sim sing-op_push             | tee ./log/sing-op_push.log
56
../bin/msp430sim sing-op_call             | tee ./log/sing-op_call.log
57 2 olivier.gi
 
58 134 olivier.gi
# Interrupts & NMI
59
../bin/msp430sim sing-op_reti             | tee ./log/sing-op_reti.log
60
../bin/msp430sim nmi                      | tee ./log/nmi.log
61
 
62 2 olivier.gi
# ROM Data Read access
63 134 olivier.gi
../bin/msp430sim two-op_add_rom-rd        | tee ./log/two-op_add_rom-rd.log
64
../bin/msp430sim sing-op_push_rom-rd      | tee ./log/sing-op_push_rom-rd.log
65
../bin/msp430sim sing-op_call_rom-rd      | tee ./log/sing-op_call_rom-rd.log
66 2 olivier.gi
 
67 134 olivier.gi
# Power saving modes (CPUOFF, OSCOFF, SCG0, SCG1)
68
../bin/msp430sim op_modes                 | tee ./log/op_modes.log
69
../bin/msp430sim op_modes_asic            | tee ./log/op_modes_asic.log
70
../bin/msp430sim lp_modes_asic            | tee ./log/lp_modes_asic.log
71
../bin/msp430sim lp_modes_dbg_asic        | tee ./log/lp_modes_dbg_asic.log
72 2 olivier.gi
 
73 134 olivier.gi
# CPU startup conditions
74
../bin/msp430sim cpu_startup_asic         | tee ./log/cpu_startup_asic.log
75
 
76 2 olivier.gi
# Basic clock module
77 134 olivier.gi
../bin/msp430sim clock_module             | tee ./log/clock_module.log
78
../bin/msp430sim clock_module_asic        | tee ./log/clock_module_asic.log
79
../bin/msp430sim clock_module_asic_mclk   | tee ./log/clock_module_asic_mclk.log
80
../bin/msp430sim clock_module_asic_smclk  | tee ./log/clock_module_asic_smclk.log
81
../bin/msp430sim clock_module_asic_lfxt   | tee ./log/clock_module_asic_lfxt.log
82 2 olivier.gi
 
83
# Serial Debug Interface
84 134 olivier.gi
../bin/msp430sim dbg_uart                 | tee ./log/dbg_uart.log
85
../bin/msp430sim dbg_uart_sync            | tee ./log/dbg_uart_sync.log
86
../bin/msp430sim dbg_cpu                  | tee ./log/dbg_cpu.log
87
../bin/msp430sim dbg_mem                  | tee ./log/dbg_mem.log
88
../bin/msp430sim dbg_hwbrk0               | tee ./log/dbg_hwbrk0.log
89
../bin/msp430sim dbg_hwbrk1               | tee ./log/dbg_hwbrk1.log
90
../bin/msp430sim dbg_hwbrk2               | tee ./log/dbg_hwbrk2.log
91
../bin/msp430sim dbg_hwbrk3               | tee ./log/dbg_hwbrk3.log
92
../bin/msp430sim dbg_rdwr                 | tee ./log/dbg_rdwr.log
93
../bin/msp430sim dbg_halt_irq             | tee ./log/dbg_halt_irq.log
94
../bin/msp430sim dbg_onoff                | tee ./log/dbg_onoff.log
95
../bin/msp430sim dbg_onoff_asic           | tee ./log/dbg_onoff_asic.log
96 2 olivier.gi
 
97 134 olivier.gi
# SFR test patterns
98
../bin/msp430sim sfr                      | tee ./log/sfr.log
99
 
100
# SCAN test patterns (only to increase coverage)
101
../bin/msp430sim scan                     | tee ./log/scan.log
102
 
103 2 olivier.gi
# Watchdog test patterns
104 134 olivier.gi
../bin/msp430sim wdt_interval             | tee ./log/wdt_interval.log
105
../bin/msp430sim wdt_watchdog             | tee ./log/wdt_watchdog.log
106
../bin/msp430sim wdt_clkmux               | tee ./log/wdt_clkmux.log
107
../bin/msp430sim wdt_wkup                 | tee ./log/wdt_wkup.log
108 2 olivier.gi
 
109
# GPIO test patterns
110 134 olivier.gi
../bin/msp430sim gpio_rdwr                | tee ./log/gpio_rdwr.log
111
../bin/msp430sim gpio_irq                 | tee ./log/gpio_irq.log
112 2 olivier.gi
 
113
# Peripheral templates test patterns
114 134 olivier.gi
../bin/msp430sim template_periph_8b       | tee ./log/template_periph_8b.log
115
../bin/msp430sim template_periph_16b      | tee ./log/template_periph_16b.log
116 2 olivier.gi
 
117
# Timer A patterns
118 134 olivier.gi
../bin/msp430sim tA_modes                 | tee ./log/tA_modes.log
119
../bin/msp430sim tA_compare               | tee ./log/tA_compare.log
120
../bin/msp430sim tA_output                | tee ./log/tA_output.log
121
../bin/msp430sim tA_capture               | tee ./log/tA_capture.log
122
../bin/msp430sim tA_clkmux                | tee ./log/tA_clkmux.log
123 2 olivier.gi
 
124 67 olivier.gi
# Hardware multiplier test patterns
125 134 olivier.gi
../bin/msp430sim mpy_basic                | tee ./log/mpy_basic.log
126 2 olivier.gi
 
127 67 olivier.gi
 
128 149 olivier.gi
# Report regression results
129
../bin/parse_results
130
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.