OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [clock_module_asic_lfxt.s43] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 134 olivier.gi
/*===========================================================================*/
2
/* Copyright (C) 2001 Authors                                                */
3
/*                                                                           */
4
/* This source file may be used and distributed without restriction provided */
5
/* that this copyright statement is not removed from the file and that any   */
6
/* derivative work contains the original copyright notice and the associated */
7
/* disclaimer.                                                               */
8
/*                                                                           */
9
/* This source file is free software; you can redistribute it and/or modify  */
10
/* it under the terms of the GNU Lesser General Public License as published  */
11
/* by the Free Software Foundation; either version 2.1 of the License, or    */
12
/* (at your option) any later version.                                       */
13
/*                                                                           */
14
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
15
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
16
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
17
/* License for more details.                                                 */
18
/*                                                                           */
19
/* You should have received a copy of the GNU Lesser General Public License  */
20
/* along with this source; if not, write to the Free Software Foundation,    */
21
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
22
/*                                                                           */
23
/*===========================================================================*/
24
/*                               CLOCK MODULE                                */
25
/*---------------------------------------------------------------------------*/
26
/* Test the clock module:                                                    */
27
/*                        - Check the MCLK clock generation.                 */
28
/*                                                                           */
29
/* Author(s):                                                                */
30
/*             - Olivier Girard,    olgirard@gmail.com                       */
31
/*                                                                           */
32
/*---------------------------------------------------------------------------*/
33
/* $Rev: 19 $                                                                */
34
/* $LastChangedBy: olivier.girard $                                          */
35
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
36
/*===========================================================================*/
37
 
38
.global main
39
 
40
.set   DMEM_BASE, (__data_start     )
41
.set   DMEM_200,  (__data_start+0x00)
42
.set   DMEM_250,  (__data_start+0x50)
43
 
44
.set   BCSCTL1, 0x0057
45
.set   BCSCTL2, 0x0058
46
 
47
.macro LPM_CUSTOM               ; # Stop CPU and LFXT oscillator
48
 bis    #0x0030, r2
49
.endm
50
.macro LPM_CUSTOM_exit
51
 bic    #0x0030, @r1
52
.endm
53
 
54
 
55
WAIT_FUNC:
56
        dec r14
57
        jnz WAIT_FUNC
58
        ret
59
 
60
main:
61
        mov #DMEM_250, r1       ; # Initialize stack pointer
62
        eint                    ; # Enable interrupts
63
 
64
        mov   #0x0000, &DMEM_200
65
        mov   #0x0000, r15
66
        mov   #0x0000, r10
67
 
68
 
69
      /* --------------      MCLK GENERATION - LFXT_CLK INPUT    ----------------- */
70
 
71
        mov.b  #0x80, &BCSCTL2  ; # Div /1
72
        mov    #0x0003, r14
73
        call   #WAIT_FUNC
74
 
75
        mov    #0x0001, r15     ; # First make sure CPU runs with LFXT_CLK
76
        mov    #0x000A, r14
77
        call   #WAIT_FUNC
78
 
79
        mov    #0x0002, r15     ; # Make sure the CPU stops and LFXT oscillator too
80
        LPM_CUSTOM
81
 
82
        mov    #0x0003, r15     ; # Make sure CPU re-runs with LFXT_CLK
83
        mov    #0x000A, r14
84
        call   #WAIT_FUNC
85
 
86
        mov    #0x0004, r15
87
 
88
 
89
        /* ----------------------         END OF TEST        --------------- */
90
end_of_test:
91
        nop
92
        br #0xffff
93
 
94
 
95
        /* ----------------------    FUNCTIONS    --------------- */
96
 
97
IRQ00_ROUTINE:
98
        add #0x5678, r10
99
        LPM_CUSTOM_exit
100
        reti
101
 
102
 
103
        /* ----------------------         INTERRUPT VECTORS  --------------- */
104
 
105
.section .vectors, "a"
106
.word IRQ00_ROUTINE      ; Interrupt  0 (lowest priority)    
107
.word end_of_test        ; Interrupt  1                      
108
.word end_of_test        ; Interrupt  2                      
109
.word end_of_test        ; Interrupt  3                      
110
.word end_of_test        ; Interrupt  4                      
111
.word end_of_test        ; Interrupt  5                      
112
.word end_of_test        ; Interrupt  6                      
113
.word end_of_test        ; Interrupt  7                      
114
.word end_of_test        ; Interrupt  8                      
115
.word end_of_test        ; Interrupt  9                      
116
.word end_of_test        ; Interrupt 10                      Watchdog timer
117
.word end_of_test        ; Interrupt 11                      
118
.word end_of_test        ; Interrupt 12                      
119
.word end_of_test        ; Interrupt 13                      
120
.word end_of_test        ; Interrupt 14                      NMI
121
.word main               ; Interrupt 15 (highest priority)   RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.