URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src-c/] [dhrystone_v2.1/] [original_files/] [doit] - Blame information for rev 145

Details | Compare with Previous | View Log


#!/bin/sh
PASSES=1000000
 
echo "cc without register ($PASSES passes)" > results
cc_dry2 <>results
$PASSES
MIC
echo "" >>results
echo "cc with register ($PASSES passes)" >>results
cc_dry2reg <>results
$PASSES
MIC
echo "" >>results
echo "gcc without register ($PASSES passes)" >>results
gcc_dry2 <>results
$PASSES
MIC
echo "" >>results
echo "gcc with register ($PASSES passes)" >>results
gcc_dry2reg <>results
$PASSES
MIC

Line No.	Rev	Author	Line
1	145	olivier.gi	`#!/bin/sh`
2			`PASSES=1000000`
3
4			`echo "cc without register ($PASSES passes)" > results`
5			`cc_dry2 <>results`
6			`$PASSES`
7			`MIC`
8			`echo "" >>results`
9			`echo "cc with register ($PASSES passes)" >>results`
10			`cc_dry2reg <>results`
11			`$PASSES`
12			`MIC`
13			`echo "" >>results`
14			`echo "gcc without register ($PASSES passes)" >>results`
15			`gcc_dry2 <>results`
16			`$PASSES`
17			`MIC`
18			`echo "" >>results`
19			`echo "gcc with register ($PASSES passes)" >>results`
20			`gcc_dry2reg <>results`
21			`$PASSES`
22			`MIC`

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src-c/] [dhrystone_v2.1/] [original_files/] [doit] - Blame information for rev 145