OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ChangeLog] - Blame information for rev 464

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 463 julius
2011-01-07  Julius Baxter  
2
        * ChangeLog: Created
3
        * include/board.h: IP config 3 changes
4 464 julius
        Remove flash defines for boards which do not have it.
5
        Reorganise UART and Ethernet modules defines
6
        : Changed to point to just past top of stack.
7 463 julius
        * reset.s: Remove flash boot options and early relocation boot code.
8
        Added BSS clearing code.
9
        * flash_reset.S: Added, containing all flash boot code.
10
        * config.mk: Added different optimization options (all commented out)
11
        * ram.ld: Add BSS symbols to help clearing.
12 464 julius
        * include/eth.h: : Change to 8.
13
        : Change to 4.
14
        : Change to 4.
15
        : Added.
16
        * drivers/eth.c:
17
        (init_tx_bd_pool): Use updated version of ETH_DATA_BASE.
18
        (init_rx_bd_pool): Ditto.
19
        * include/common.h: <_src_addr>: Added as extern (symbol from linker
20
        script)
21
        * cmds/load.h: Added eth.h include.
22
        : Defined in one place now, set as end of SDRAM
23
        minus the size of the relocate and boot program.
24
        A few flash functions surrounded with #ifdef FLASH_BASE_ADDR so they
25
        are compiled in only when the flash stuff is in use.
26
        (init_load): Whole CFG_IN_FLASH section removed. Tboot default location
27
        now set as end of ethernet buffer space.
28
        * cmds/memory.c:
29
        (testram): Warnings added if memory test will clobber stack. Start
30
        location automatically changed to end of stack, and test will abort
31
        if start location is before end location.
32
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.