OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [debug/] [debug-unit.h] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* debug-unit.h -- Simulation of Or1k debug unit
2
 
3
   Copyright (C) 2001 Chris Ziomkowski, chris@asics.ws
4
   Copyright (C) 2008 Embecosm Limited
5
 
6
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7
 
8
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
9
 
10
   This program is free software; you can redistribute it and/or modify it
11
   under the terms of the GNU General Public License as published by the Free
12
   Software Foundation; either version 3 of the License, or (at your option)
13
   any later version.
14
 
15
   This program is distributed in the hope that it will be useful, but WITHOUT
16
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
   more details.
19
 
20
   You should have received a copy of the GNU General Public License along
21
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
22
 
23
/* This program is commented throughout in a fashion suitable for processing
24
   with Doxygen. */
25
 
26
 
27
#ifndef DEBUG_UNIT__H
28
#define DEBUG_UNIT__H
29
 
30
 
31
/*! The possible debug unit actions */
32
enum debug_unit_action
33
{
34
  DebugInstructionFetch = 1,
35
  DebugLoadAddress      = 2,
36
  DebugStoreAddress     = 3,
37
  DebugLoadData         = 4,
38
  DebugStoreData        = 5
39
};
40
 
41
/*! Enumeration of the various JTAG scan chains. Only those actually
42
    implemented are specified. */
43
enum debug_scan_chain_ids
44
{
45
  JTAG_CHAIN_GLOBAL      = 0,
46
  JTAG_CHAIN_DEBUG_UNIT  = 1,
47
  JTAG_CHAIN_TRACE       = 3,
48
  JTAG_CHAIN_DEVELOPMENT = 4,
49
  JTAG_CHAIN_WISHBONE    = 5,
50
};
51
 
52
/* Function prototypes for external use */
53
extern void  du_reset ();
54
extern void  set_stall_state (int state);
55
extern int   check_debug_unit (enum debug_unit_action  action,
56
                               unsigned long           udata);
57
extern int   debug_get_register (oraddr_t  address,
58
                                 uorreg_t *data);
59
extern int   debug_set_register (oraddr_t  address,
60
                                 uorreg_t  data);
61
extern int   debug_set_chain (enum debug_scan_chain_ids  chain);
62
extern int   debug_ignore_exception (unsigned long except);
63
extern void  reg_debug_sec ();
64
 
65
#endif  /*  DEBUG_UNIT__H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.