OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [sim-config.h] - Blame information for rev 93

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jeremybenn
/* sim-config.h -- Simulator configuration header file
2
 
3
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
4
   Copyright (C) 2008 Embecosm Limited
5
 
6
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7
 
8
   This file is part of OpenRISC 1000 Architectural Simulator.
9
 
10
   This program is free software; you can redistribute it and/or modify it
11
   under the terms of the GNU General Public License as published by the Free
12
   Software Foundation; either version 3 of the License, or (at your option)
13
   any later version.
14
 
15
   This program is distributed in the hope that it will be useful, but WITHOUT
16
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
   more details.
19
 
20
   You should have received a copy of the GNU General Public License along
21
   with this program.  If not, see <http://www.gnu.org/licenses/>. */
22
 
23
/* This program is commented throughout in a fashion suitable for processing
24
   with Doxygen. */
25
 
26
 
27
#ifndef SIM_CONFIG_H
28
#define SIM_CONFIG_H
29
 
30
/* System includes */
31
#include <stdio.h>
32
 
33
/* Package includes */
34
#include "arch.h"
35
 
36
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
37
 
38
#define MAX_SBUF_LEN     256    /* Max. length of store buffer */
39
 
40
#define EXE_LOG_HARDWARE   0    /* Print out RTL states */
41
#define EXE_LOG_SIMPLE     1    /* Executed log prints out dissasembly */
42
#define EXE_LOG_SOFTWARE   2    /* Simple with some register output */
43
 
44
#define STR_SIZE         256
45
 
46
/* Number of cycles between checks to runtime.sim.iprompt */
47
#define CHECK_INT_TIME 100000
48
 
49
#define PRINTF(x...) fprintf (runtime.sim.fout, x)
50
 
51
/*! Data structure for configuration data */
52
struct config
53
{
54
  struct
55
  {                             /* External linkage for SystemC */
56 93 jeremybenn
    void  *class_ptr;
57
    int  (*read_up) (void              *class_ptr,
58
                     unsigned long int  addr,
59
                     unsigned char      mask[],
60
                     unsigned char      rdata[],
61
                     int                data_len);
62
    int  (*write_up) (void              *class_ptr,
63
                      unsigned long int  addr,
64
                      unsigned char      mask[],
65
                      unsigned char      wdata[],
66
                      int                data_len);
67 19 jeremybenn
  } ext;
68
 
69
  struct
70
  {
71
    int debug;                  /* Simulator debugging */
72
    int verbose;                /* Force verbose output */
73
 
74
    int profile;                /* Is profiler running */
75
    char *prof_fn;              /* Profiler filename */
76
 
77
    int mprofile;               /* Is memory profiler running */
78
    char *mprof_fn;             /* Memory profiler filename */
79
 
80
    int history;                /* instruction stream history analysis */
81
    int exe_log;                /* Print out RTL states? */
82
    int exe_log_type;           /* Type of log */
83
    long long int exe_log_start;        /* First instruction to log */
84
    long long int exe_log_end;  /* Last instr to log, -1 if continuous */
85
    int exe_log_marker;         /* If nonzero, place markers before */
86
    /* each exe_log_marker instructions */
87
    char *exe_log_fn;           /* RTL state comparison filename */
88
    long clkcycle_ps;           /* Clock duration in ps */
89
    int strict_npc;             /* JPB. NPC flushes pipeline when changed */
90
  } sim;
91
 
92
  struct
93
  {                             /* Verification API */
94
    int enabled;                /* Whether is VAPI module enabled */
95
    int server_port;            /* user specified port for services */
96
    int log_enabled;            /* Whether to log the vapi requests */
97
    int hide_device_id;         /* Whether to log dev ID each request */
98
    char *vapi_fn;              /* vapi log filename */
99
  } vapi;
100
 
101
  struct
102
  {
103
    char *timings_fn;           /* Filename of the timing table */
104
    int memory_order;           /* Memory access stricness */
105
    int calling_convention;     /* Do funcs follow std calling conv? */
106
    int enable_bursts;          /* Whether burst are enabled */
107
    int no_multicycle;          /* Generate no multicycle paths */
108
  } cuc;
109
 
110
  struct
111
  {
112
    int superscalar;            /* superscalara analysis */
113
    int hazards;                /* dependency hazards analysis */
114
    int dependstats;            /* dependency statistics */
115
    int sbuf_len;               /* length of store buffer, 0=disabled */
116
  } cpu;
117
 
118
  struct
119
  {
120
    int enabled;                /* Whether data cache is enabled */
121
    int nways;                  /* Number of DC ways */
122
    int nsets;                  /* Number of DC sets */
123
    int blocksize;              /* DC entry size */
124
    int ustates;                /* number of DC usage states */
125
    int store_missdelay;        /* cycles a store miss costs */
126
    int store_hitdelay;         /* cycles a store hit costs */
127
    int load_missdelay;         /* cycles a load miss costs */
128
    int load_hitdelay;          /* cycles a load hit costs */
129
  } dc;
130
 
131
  struct pic
132
  {
133
    int enabled;                /* Is interrupt controller enabled? */
134
    int edge_trigger;           /* Are interrupts edge triggered? */
135
  } pic;
136
 
137
  struct
138
  {
139
    int enabled;                /* Is power management operational? */
140
  } pm;
141
 
142
  struct
143
  {
144
    int enabled;                /* branch prediction buffer analysis */
145
    int sbp_bnf_fwd;            /* Static BP for l.bnf uses fwd predn */
146
    int sbp_bf_fwd;             /* Static BP for l.bf uses fwd predn */
147
    int btic;                   /* BP target insn cache analysis */
148
    int missdelay;              /* How much cycles does the miss cost */
149
    int hitdelay;               /* How much cycles does the hit cost */
150
  } bpb;
151
 
152
  struct
153
  {
154
    int enabled;                /* Is debug module enabled */
155
    int gdb_enabled;            /* Is legacy debugging with GDB possible */
156
    int rsp_enabled;            /* Is RSP debugging with GDB possible */
157
    int server_port;            /* Port for legacy GDB connection */
158
    int rsp_port;               /* Port for RSP GDB connection */
159
    unsigned long vapi_id;      /* "Fake" vapi dev id for JTAG proxy */
160 82 jeremybenn
    long int  jtagcycle_ps;     /* JTAG clock duration in ps */
161 19 jeremybenn
  } debug;
162
};
163
 
164
/*! Data structure for run time data */
165
struct runtime
166
{
167
  struct
168
  {
169
    FILE *fprof;                /* Profiler file */
170
    FILE *fmprof;               /* Memory profiler file */
171
    FILE *fexe_log;             /* RTL state comparison file */
172
    FILE *fout;                 /* file for standard output */
173
    char *filename;             /* Original Command Simulator file (CZ) */
174
    int iprompt;                /* Interactive prompt */
175
    int iprompt_run;            /* Interactive prompt is running */
176
    long long cycles;           /* Cycles counts fetch stages */
177
    long long int end_cycles;   /* JPB. Cycles to end of quantum */
178
    double time_point;          /* JPB. Time point in the simulation */
179
    unsigned long int ext_int_set;      /* JPB. External interrupts to set */
180
    unsigned long int ext_int_clr;      /* DXL. External interrupts ti clear */
181
 
182
    int mem_cycles;             /* Each cycle has counter of mem_cycles;
183
                                   this value is joined with cycles
184
                                   at the end of the cycle; no sim
185
                                   originated memory accesses should be
186
                                   performed inbetween. */
187
    int loadcycles;             /* Load and store stalls */
188
    int storecycles;
189
 
190
    long long reset_cycles;
191
 
192
    int  hush;                  /* Is simulator to do reg dumps */
193
  } sim;
194
 
195
  struct
196
  {
197 82 jeremybenn
    unsigned int  instr;        /* Current JTAG instruction */
198
    unsigned long int  mod_id;  /* Currently selected module */
199
    int  write_defined_p;       /* WRITE_COMMAND has set details for GO */
200
    unsigned char  acc_type;    /* Access type for GO */
201
    unsigned long int  addr;    /* Address to read/write for GO */
202
    unsigned long int  size;    /* Number of bytes to read/write */
203
  } debug;
204
 
205
  struct
206
  {
207 19 jeremybenn
    long long instructions;     /* Instructions executed */
208
    long long reset_instructions;
209
 
210
    int stalled;
211
    int hazardwait;             /* how many cycles were wasted because of hazards */
212
    int supercycles;            /* Superscalar cycles */
213
  } cpu;
214
 
215
  struct
216
  {                             /* Verification API, part of Advanced Core Verification */
217
    int enabled;                /* Whether is VAPI module enabled */
218
    FILE *vapi_file;            /* vapi file */
219
    int server_port;            /* A user specified port number for services */
220
  } vapi;
221
 
222
/* CUC configuration parameters */
223
  struct
224
  {
225
    int mdelay[4];              /* average memory delays in cycles
226
                                   {read single, read burst, write single, write burst} */
227
    double cycle_duration;      /* in ns */
228
  } cuc;
229
};
230
 
231
/*! Union of all possible paramter values */
232
union param_val
233
{
234
  char          *str_val;
235
  int            int_val;
236
  long long int  longlong_val;
237
  oraddr_t       addr_val;
238
};
239
 
240
/*! Enum of all possible paramter types */
241
enum param_t
242
{
243
  paramt_none = 0,               /* No parameter */
244
  paramt_str,                   /* String parm enclosed in double quotes (") */
245
  paramt_word,                  /* String parm NOT enclosed in double quotes */
246
  paramt_int,                   /* Integer parameter */
247
  paramt_longlong,              /* Long long int parameter */
248
  paramt_addr                   /* Address parameter */
249
};
250
 
251
/* Generic structure for a configuration section */
252
struct config_section
253
{
254
  char *name;
255
  void *(*sec_start) (void);
256
  void (*sec_end) (void *);
257
  void *dat;
258
  struct config_param *params;
259
  struct config_section *next;
260
};
261
 
262
/* Externally visible data structures*/
263
extern struct config          config;
264
extern struct runtime         runtime;
265
extern struct config_section *cur_section;
266
extern int                    do_stats;
267
 
268
/* Prototypes for external use */
269
extern void  set_config_command (int argc, char **argv);
270
extern void  init_defconfig (void);
271
extern int   parse_args (int argc, char *argv[]);
272
extern void  print_config (void);
273
extern void  reg_config_param (struct config_section *sec,
274
                               const char            *param,
275
                               enum param_t           type,
276
                               void (*param_cb)  (union param_val,
277
                                                  void *));
278
extern struct config_section *reg_config_sec (const char *section,
279
                                              void *(*sec_start) (void),
280
                                              void  (*sec_end) (void *));
281
 
282
extern void  reg_config_secs ();
283
 
284
#endif /* SIM_CONFIG_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.