URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Blame information for rev 800

Details | Compare with Previous | View Log


#ifndef _BOARD_H_
#define _BOARD_H_
 
#define SYS_CLK                 25000000
#define IN_CLK              25000000
 
//#define UART_NUM_CORES        2
#undef  UART_NUM_CORES
 
#define UART0_BAUD_RATE 115200
#define UART0_BASE              0x90000000
#define UART0_IRQ               2
 
//#define GPIO_NUM_CORES        2
#undef  GPIO_NUM_CORES
 
#define GPIO0_BASE              0x91000000
#define GPIO0_IRQ               3
 
#define DMA_BASE                0x9a000000
#define DMA_IRQ                 11
 
#endif

Line No.	Rev	Author	Line
1	584	jeremybenn	`#ifndef _BOARD_H_`
2			`#define _BOARD_H_`
3
4			`#define SYS_CLK 25000000`
5			`#define IN_CLK 25000000`
6
7	623	filepang	`//#define UART_NUM_CORES 2`
8			`#undef UART_NUM_CORES`
9	584	jeremybenn
10	623	filepang	`#define UART0_BAUD_RATE 115200`
11			`#define UART0_BASE 0x90000000`
12			`#define UART0_IRQ 2`
13	584	jeremybenn
14	623	filepang	`//#define GPIO_NUM_CORES 2`
15			`#undef GPIO_NUM_CORES`
16	584	jeremybenn
17	623	filepang	`#define GPIO0_BASE 0x91000000`
18			`#define GPIO0_IRQ 3`
19
20	800	filepang	`#define DMA_BASE 0x9a000000`
21			`#define DMA_IRQ 11`
22
23	584	jeremybenn	`#endif`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Blame information for rev 800