OpenCores
URL https://opencores.org/ocsvn/or1200_hp/or1200_hp/trunk

Subversion Repositories or1200_hp

[/] [or1200_hp/] [trunk/] [ise/] [ise_cm3/] [or1200_defines.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tobil 
//////////////////////////////////////////////////////////////////////
2 
////                                                              ////
3 
////  OR1200's definitions                                        ////
4 
////                                                              ////
5 
////  This file is part of the OpenRISC 1200 project              ////
6 
////  http://www.opencores.org/cores/or1k/                        ////
7 
////                                                              ////
8 
////  Description                                                 ////
9 
////  Parameters of the OR1200 core                               ////
10 
////                                                              ////
11 
////  To Do:                                                      ////
12 
////   - add parameters that are missing                          ////
13 
////                                                              ////
14 
////  Author(s):                                                  ////
15 
////      - Damjan Lampret, lampret@opencores.org                 ////
16 
////                                                              ////
17 
//////////////////////////////////////////////////////////////////////
18 
////                                                              ////
19 
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
20 
////                                                              ////
21 
//// This source file may be used and distributed without         ////
22 
//// restriction provided that this copyright statement is not    ////
23 
//// removed from the file and that any derivative work contains  ////
24 
//// the original copyright notice and the associated disclaimer. ////
25 
////                                                              ////
26 
//// This source file is free software; you can redistribute it   ////
27 
//// and/or modify it under the terms of the GNU Lesser General   ////
28 
//// Public License as published by the Free Software Foundation; ////
29 
//// either version 2.1 of the License, or (at your option) any   ////
30 
//// later version.                                               ////
31 
////                                                              ////
32 
//// This source is distributed in the hope that it will be       ////
33 
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
34 
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
35 
//// PURPOSE.  See the GNU Lesser General Public License for more ////
36 
//// details.                                                     ////
37 
////                                                              ////
38 
//// You should have received a copy of the GNU Lesser General    ////
39 
//// Public License along with this source; if not, download it   ////
40 
//// from http://www.opencores.org/lgpl.shtml                     ////
41 
////                                                              ////
42 
//////////////////////////////////////////////////////////////////////
43 
//
44 
// CVS Revision History
45 
//
46 
// $Log: not supported by cvs2svn $
47 
// Revision 1.44  2005/10/19 11:37:56  jcastillo
48 
// Added support for RAMB16 Xilinx4/Spartan3 primitives
49 
//
50 
// Revision 1.43  2005/01/07 09:23:39  andreje
51 
// l.ff1 and l.cmov instructions added
52 
//
53 
// Revision 1.42  2004/06/08 18:17:36  lampret
54 
// Non-functional changes. Coding style fixes.
55 
//
56 
// Revision 1.41  2004/05/09 20:03:20  lampret
57 
// By default l.cust5 insns are disabled
58 
//
59 
// Revision 1.40  2004/05/09 19:49:04  lampret
60 
// Added some l.cust5 custom instructions as example
61 
//
62 
// Revision 1.39  2004/04/08 11:00:46  simont
63 
// Add support for 512B instruction cache.
64 
//
65 
// Revision 1.38  2004/04/05 08:29:57  lampret
66 
// Merged branch_qmem into main tree.
67 
//
68 
// Revision 1.35.4.6  2004/02/11 01:40:11  lampret
69 
// preliminary HW breakpoints support in debug unit (by default disabled). To enable define OR1200_DU_HWBKPTS.
70 
//
71 
// Revision 1.35.4.5  2004/01/15 06:46:38  markom
72 
// interface to debug changed; no more opselect; stb-ack protocol
73 
//
74 
// Revision 1.35.4.4  2004/01/11 22:45:46  andreje
75 
// Separate instruction and data QMEM decoders, QMEM acknowledge and byte-select added
76 
//
77 
// Revision 1.35.4.3  2003/12/17 13:43:38  simons
78 
// Exception prefix configuration changed.
79 
//
80 
// Revision 1.35.4.2  2003/12/05 00:05:03  lampret
81 
// Static exception prefix.
82 
//
83 
// Revision 1.35.4.1  2003/07/08 15:36:37  lampret
84 
// Added embedded memory QMEM.
85 
//
86 
// Revision 1.35  2003/04/24 00:16:07  lampret
87 
// No functional changes. Added defines to disable implementation of multiplier/MAC
88 
//
89 
// Revision 1.34  2003/04/20 22:23:57  lampret
90 
// No functional change. Only added customization for exception vectors.
91 
//
92 
// Revision 1.33  2003/04/07 20:56:07  lampret
93 
// Fixed OR1200_CLKDIV_x_SUPPORTED defines. Better description.
94 
//
95 
// Revision 1.32  2003/04/07 01:26:57  lampret
96 
// RFRAM defines comments updated. Altera LPM option added.
97 
//
98 
// Revision 1.31  2002/12/08 08:57:56  lampret
99 
// Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional.
100 
//
101 
// Revision 1.30  2002/10/28 15:09:22  mohor
102 
// Previous check-in was done by mistake.
103 
//
104 
// Revision 1.29  2002/10/28 15:03:50  mohor
105 
// Signal scanb_sen renamed to scanb_en.
106 
//
107 
// Revision 1.28  2002/10/17 20:04:40  lampret
108 
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
109 
//
110 
// Revision 1.27  2002/09/16 03:13:23  lampret
111 
// Removed obsolete comment.
112 
//
113 
// Revision 1.26  2002/09/08 05:52:16  lampret
114 
// Added optional l.div/l.divu insns. By default they are disabled.
115 
//
116 
// Revision 1.25  2002/09/07 19:16:10  lampret
117 
// If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY].
118 
//
119 
// Revision 1.24  2002/09/07 05:42:02  lampret
120 
// Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS.
121 
//
122 
// Revision 1.23  2002/09/04 00:50:34  lampret
123 
// Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v.
124 
//
125 
// Revision 1.22  2002/09/03 22:28:21  lampret
126 
// As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy.
127 
//
128 
// Revision 1.21  2002/08/22 02:18:55  lampret
129 
// Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board.
130 
//
131 
// Revision 1.20  2002/08/18 21:59:45  lampret
132 
// Disable SB until it is tested
133 
//
134 
// Revision 1.19  2002/08/18 19:53:08  lampret
135 
// Added store buffer.
136 
//
137 
// Revision 1.18  2002/08/15 06:04:11  lampret
138 
// Fixed Xilinx trace buffer address. REported by Taylor Su.
139 
//
140 
// Revision 1.17  2002/08/12 05:31:44  lampret
141 
// Added OR1200_WB_RETRY. Moved WB registered outsputs / samples inputs into lower section.
142 
//
143 
// Revision 1.16  2002/07/14 22:17:17  lampret
144 
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
145 
//
146 
// Revision 1.15  2002/06/08 16:20:21  lampret
147 
// Added defines for enabling generic FF based memory macro for register file.
148 
//
149 
// Revision 1.14  2002/03/29 16:24:06  lampret
150 
// Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives
151 
//
152 
// Revision 1.13  2002/03/29 15:16:55  lampret
153 
// Some of the warnings fixed.
154 
//
155 
// Revision 1.12  2002/03/28 19:25:42  lampret
156 
// Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs.
157 
//
158 
// Revision 1.11  2002/03/28 19:13:17  lampret
159 
// Updated defines.
160 
//
161 
// Revision 1.10  2002/03/14 00:30:24  lampret
162 
// Added alternative for critical path in DU.
163 
//
164 
// Revision 1.9  2002/03/11 01:26:26  lampret
165 
// Fixed async loop. Changed multiplier type for ASIC.
166 
//
167 
// Revision 1.8  2002/02/11 04:33:17  lampret
168 
// Speed optimizations (removed duplicate _cyc_ and _stb_). Fixed D/IMMU cache-inhibit attr.
169 
//
170 
// Revision 1.7  2002/02/01 19:56:54  lampret
171 
// Fixed combinational loops.
172 
//
173 
// Revision 1.6  2002/01/19 14:10:22  lampret
174 
// Fixed OR1200_XILINX_RAM32X1D.
175 
//
176 
// Revision 1.5  2002/01/18 07:56:00  lampret
177 
// No more low/high priority interrupts (PICPR removed). Added tick timer exception. Added exception prefix (SR[EPH]). Fixed single-step bug whenreading NPC.
178 
//
179 
// Revision 1.4  2002/01/14 09:44:12  lampret
180 
// Default ASIC configuration does not sample WB inputs.
181 
//
182 
// Revision 1.3  2002/01/08 00:51:08  lampret
183 
// Fixed typo. OR1200_REGISTERED_OUTPUTS was not defined. Should be.
184 
//
185 
// Revision 1.2  2002/01/03 21:23:03  lampret
186 
// Uncommented OR1200_REGISTERED_OUTPUTS for FPGA target.
187 
//
188 
// Revision 1.1  2002/01/03 08:16:15  lampret
189 
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
190 
//
191 
// Revision 1.20  2001/12/04 05:02:36  lampret
192 
// Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32
193 
//
194 
// Revision 1.19  2001/11/27 19:46:57  lampret
195 
// Now FPGA and ASIC target are separate.
196 
//
197 
// Revision 1.18  2001/11/23 21:42:31  simons
198 
// Program counter divided to PPC and NPC.
199 
//
200 
// Revision 1.17  2001/11/23 08:38:51  lampret
201 
// Changed DSR/DRR behavior and exception detection.
202 
//
203 
// Revision 1.16  2001/11/20 21:30:38  lampret
204 
// Added OR1200_REGISTERED_INPUTS.
205 
//
206 
// Revision 1.15  2001/11/19 14:29:48  simons
207 
// Cashes disabled.
208 
//
209 
// Revision 1.14  2001/11/13 10:02:21  lampret
210 
// Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc)
211 
//
212 
// Revision 1.13  2001/11/12 01:45:40  lampret
213 
// Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports.
214 
//
215 
// Revision 1.12  2001/11/10 03:43:57  lampret
216 
// Fixed exceptions.
217 
//
218 
// Revision 1.11  2001/11/02 18:57:14  lampret
219 
// Modified virtual silicon instantiations.
220 
//
221 
// Revision 1.10  2001/10/21 17:57:16  lampret
222 
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
223 
//
224 
// Revision 1.9  2001/10/19 23:28:46  lampret
225 
// Fixed some synthesis warnings. Configured with caches and MMUs.
226 
//
227 
// Revision 1.8  2001/10/14 13:12:09  lampret
228 
// MP3 version.
229 
//
230 
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
231 
// no message
232 
//
233 
// Revision 1.3  2001/08/17 08:01:19  lampret
234 
// IC enable/disable.
235 
//
236 
// Revision 1.2  2001/08/13 03:36:20  lampret
237 
// Added cfg regs. Moved all defines into one defines.v file. More cleanup.
238 
//
239 
// Revision 1.1  2001/08/09 13:39:33  lampret
240 
// Major clean-up.
241 
//
242 
// Revision 1.2  2001/07/22 03:31:54  lampret
243 
// Fixed RAM's oen bug. Cache bypass under development.
244 
//
245 
// Revision 1.1  2001/07/20 00:46:03  lampret
246 
// Development version of RTL. Libraries are missing.
247 
//
248 
//
249 
 
250 
//
251 
// Dump VCD
252 
//
253 
//`define OR1200_VCD_DUMP
254 
 
255 
//
256 
// Generate debug messages during simulation
257 
//
258 
//`define OR1200_VERBOSE
259 
 
260 
//  `define OR1200_ASIC
261 
////////////////////////////////////////////////////////
262 
//
263 
// Typical configuration for an ASIC
264 
//
265 
`ifdef OR1200_ASIC
266 
 
267 
//
268 
// Target ASIC memories
269 
//
270 
//`define OR1200_ARTISAN_SSP
271 
//`define OR1200_ARTISAN_SDP
272 
//`define OR1200_ARTISAN_STP
273 
`define OR1200_VIRTUALSILICON_SSP
274 
//`define OR1200_VIRTUALSILICON_STP_T1
275 
//`define OR1200_VIRTUALSILICON_STP_T2
276 
 
277 
//
278 
// Do not implement Data cache
279 
//
280 
`define OR1200_NO_DC
281 
 
282 
//
283 
// Do not implement Insn cache
284 
//
285 
`define OR1200_NO_IC
286 
 
287 
//
288 
// Do not implement Data MMU
289 
//
290 
`define OR1200_NO_DMMU
291 
 
292 
//
293 
// Do not implement Insn MMU
294 
//
295 
`define OR1200_NO_IMMU
296 
 
297 
//
298 
// Select between ASIC optimized and generic multiplier
299 
//
300 
//`define OR1200_ASIC_MULTP2_32X32
301 
`define OR1200_GENERIC_MULTP2_32X32
302 
 
303 
//
304 
// Size/type of insn/data cache if implemented
305 
//
306 
// `define OR1200_IC_1W_512B
307 
// `define OR1200_IC_1W_4KB
308 
`define OR1200_IC_1W_8KB
309 
// `define OR1200_DC_1W_4KB
310 
`define OR1200_DC_1W_8KB
311 
 
312 
`else
313 
 
314 
 
315 
/////////////////////////////////////////////////////////
316 
//
317 
// Typical configuration for an FPGA
318 
//
319 
 
320 
//
321 
// Target FPGA memories
322 
//
323 
//`define OR1200_ALTERA_LPM
324 
//`define OR1200_XILINX_RAMB16
325 
//`define OR1200_XILINX_RAMB4
326 
//`define OR1200_XILINX_RAM32X1D
327 
//`define OR1200_USE_RAM16X1D_FOR_RAM32X1D
328 
`define OR1200_RAM_MODELS_VIRTEX
329 
`define BLK_MEM_GEN
330 
 
331 
//
332 
// Do not implement Data cache
333 
//
334 
//`define OR1200_NO_DC
335 
 
336 
//
337 
// Do not implement Insn cache
338 
//
339 
//`define OR1200_NO_IC
340 
 
341 
//
342 
// Do not implement Data MMU
343 
//
344 
//`define OR1200_NO_DMMU
345 
 
346 
//
347 
// Do not implement Insn MMU
348 
//
349 
//`define OR1200_NO_IMMU
350 
 
351 
//
352 
// Select between ASIC and generic multiplier
353 
//
354 
// (Generic seems to trigger a bug in the Cadence Ncsim simulator)
355 
//
356 
//`define OR1200_ASIC_MULTP2_32X32
357 
`define OR1200_GENERIC_MULTP2_32X32
358 
 
359 
//
360 
// Size/type of insn/data cache if implemented
361 
// (consider available FPGA memory resources)
362 
//
363 
//`define OR1200_IC_1W_512B
364 
`define OR1200_IC_1W_4KB
365 
//`define OR1200_IC_1W_8KB
366 
`define OR1200_DC_1W_4KB
367 
//`define OR1200_DC_1W_8KB
368 
 
369 
`endif
370 
 
371 
 
372 
//////////////////////////////////////////////////////////
373 
//
374 
// Do not change below unless you know what you are doing
375 
//
376 
 
377 
//
378 
// Enable RAM BIST
379 
//
380 
// At the moment this only works for Virtual Silicon
381 
// single port RAMs. For other RAMs it has not effect.
382 
// Special wrapper for VS RAMs needs to be provided
383 
// with scan flops to facilitate bist scan.
384 
//
385 
//`define OR1200_BIST
386 
 
387 
//
388 
// Register OR1200 WISHBONE outputs
389 
// (must be defined/enabled)
390 
//
391 
`define OR1200_REGISTERED_OUTPUTS
392 
 
393 
//
394 
// Register OR1200 WISHBONE inputs
395 
//
396 
// (must be undefined/disabled)
397 
//
398 
//`define OR1200_REGISTERED_INPUTS
399 
 
400 
//
401 
// Disable bursts if they are not supported by the
402 
// memory subsystem (only affect cache line fill)
403 
//
404 
//`define OR1200_NO_BURSTS
405 
//
406 
 
407 
//
408 
// WISHBONE retry counter range
409 
//
410 
// 2^value range for retry counter. Retry counter
411 
// is activated whenever *wb_rty_i is asserted and
412 
// until retry counter expires, corresponding
413 
// WISHBONE interface is deactivated.
414 
//
415 
// To disable retry counters and *wb_rty_i all together,
416 
// undefine this macro.
417 
//
418 
//`define OR1200_WB_RETRY 7
419 
 
420 
//
421 
// WISHBONE Consecutive Address Burst
422 
//
423 
// This was used prior to WISHBONE B3 specification
424 
// to identify bursts. It is no longer needed but
425 
// remains enabled for compatibility with old designs.
426 
//
427 
// To remove *wb_cab_o ports undefine this macro.
428 
//
429 
`define OR1200_WB_CAB
430 
 
431 
//
432 
// WISHBONE B3 compatible interface
433 
//
434 
// This follows the WISHBONE B3 specification.
435 
// It is not enabled by default because most
436 
// designs still don't use WB b3.
437 
//
438 
// To enable *wb_cti_o/*wb_bte_o ports,
439 
// define this macro.
440 
//
441 
//`define OR1200_WB_B3
442 
 
443 
//
444 
// Enable additional synthesis directives if using
445 
// _Synopsys_ synthesis tool
446 
//
447 
//`define OR1200_ADDITIONAL_SYNOPSYS_DIRECTIVES
448 
 
449 
//
450 
// Enables default statement in some case blocks
451 
// and disables Synopsys synthesis directive full_case
452 
//
453 
// By default it is enabled. When disabled it
454 
// can increase clock frequency.
455 
//
456 
`define OR1200_CASE_DEFAULT
457 
 
458 
//
459 
// Operand width / register file address width
460 
//
461 
// (DO NOT CHANGE)
462 
//
463 
`define OR1200_OPERAND_WIDTH            32
464 
`define OR1200_REGFILE_ADDR_WIDTH       5
465 
 
466 
//
467 
// l.add/l.addi/l.and and optional l.addc/l.addic
468 
// also set (compare) flag when result of their
469 
// operation equals zero
470 
//
471 
// At the time of writing this, default or32
472 
// C/C++ compiler doesn't generate code that
473 
// would benefit from this optimization.
474 
//
475 
// By default this optimization is disabled to
476 
// save area.
477 
//
478 
//`define OR1200_ADDITIONAL_FLAG_MODIFIERS
479 
 
480 
//
481 
// Implement l.addc/l.addic instructions
482 
//
483 
// By default implementation of l.addc/l.addic
484 
// instructions is enabled in case you need them.
485 
// If you don't use them, then disable implementation
486 
// to save area.
487 
//
488 
`define OR1200_IMPL_ADDC
489 
 
490 
//
491 
// Implement carry bit SR[CY]
492 
//
493 
// By default implementation of SR[CY] is enabled
494 
// to be compliant with the simulator. However
495 
// SR[CY] is explicitly only used by l.addc/l.addic
496 
// instructions and if these two insns are not
497 
// implemented there is not much point having SR[CY].
498 
//
499 
`define OR1200_IMPL_CY
500 
 
501 
//
502 
// Implement optional l.div/l.divu instructions
503 
//
504 
// By default divide instructions are not implemented
505 
// to save area and increase clock frequency. or32 C/C++
506 
// compiler can use soft library for division.
507 
//
508 
// To implement divide, multiplier needs to be implemented.
509 
//
510 
//`define OR1200_IMPL_DIV
511 
 
512 
//
513 
// Implement rotate in the ALU
514 
//
515 
// At the time of writing this, or32
516 
// C/C++ compiler doesn't generate rotate
517 
// instructions. However or32 assembler
518 
// can assemble code that uses rotate insn.
519 
// This means that rotate instructions
520 
// must be used manually inserted.
521 
//
522 
// By default implementation of rotate
523 
// is disabled to save area and increase
524 
// clock frequency.
525 
//
526 
//`define OR1200_IMPL_ALU_ROTATE
527 
 
528 
//
529 
// Type of ALU compare to implement
530 
//
531 
// Try either one to find what yields
532 
// higher clock frequencyin your case.
533 
//
534 
//`define OR1200_IMPL_ALU_COMP1
535 
`define OR1200_IMPL_ALU_COMP2
536 
 
537 
//
538 
// Implement multiplier
539 
//
540 
// By default multiplier is implemented
541 
//
542 
`define OR1200_MULT_IMPLEMENTED
543 
 
544 
//
545 
// Implement multiply-and-accumulate
546 
//
547 
// By default MAC is implemented. To
548 
// implement MAC, multiplier needs to be
549 
// implemented.
550 
//
551 
`define OR1200_MAC_IMPLEMENTED
552 
 
553 
//
554 
// Low power, slower multiplier
555 
//
556 
// Select between low-power (larger) multiplier
557 
// and faster multiplier. The actual difference
558 
// is only AND logic that prevents distribution
559 
// of operands into the multiplier when instruction
560 
// in execution is not multiply instruction
561 
//
562 
//`define OR1200_LOWPWR_MULT
563 
 
564 
//
565 
// Clock ratio RISC clock versus WB clock
566 
//
567 
// If you plan to run WB:RISC clock fixed to 1:1, disable
568 
// both defines
569 
//
570 
// For WB:RISC 1:2 or 1:1, enable OR1200_CLKDIV_2_SUPPORTED
571 
// and use clmode to set ratio
572 
//
573 
// For WB:RISC 1:4, 1:2 or 1:1, enable both defines and use
574 
// clmode to set ratio
575 
//
576 
`define OR1200_CLKDIV_2_SUPPORTED
577 
//`define OR1200_CLKDIV_4_SUPPORTED
578 
 
579 
//
580 
// Type of register file RAM
581 
//
582 
// Memory macro w/ two ports (see or1200_tpram_32x32.v)
583 
//`define OR1200_RFRAM_TWOPORT
584 
//
585 
// Memory macro dual port (see or1200_dpram_32x32.v)
586 
//`define OR1200_RFRAM_DUALPORT
587 
//
588 
// Generic (flip-flop based) register file (see or1200_rfram_generic.v)
589 
//`define OR1200_RFRAM_GENERIC
590 
 
591 
//
592 
// Type of mem2reg aligner to implement.
593 
//
594 
// Once OR1200_IMPL_MEM2REG2 yielded faster
595 
// circuit, however with today tools it will
596 
// most probably give you slower circuit.
597 
//
598 
`define OR1200_IMPL_MEM2REG1
599 
//`define OR1200_IMPL_MEM2REG2
600 
 
601 
//
602 
// ALUOPs
603 
//
604 
`define OR1200_ALUOP_WIDTH      4
605 
`define OR1200_ALUOP_NOP        4'd4
606 
/* Order defined by arith insns that have two source operands both in regs
607 
   (see binutils/include/opcode/or32.h) */
608 
`define OR1200_ALUOP_ADD        4'd0
609 
`define OR1200_ALUOP_ADDC       4'd1
610 
`define OR1200_ALUOP_SUB        4'd2
611 
`define OR1200_ALUOP_AND        4'd3
612 
`define OR1200_ALUOP_OR         4'd4
613 
`define OR1200_ALUOP_XOR        4'd5
614 
`define OR1200_ALUOP_MUL        4'd6
615 
`define OR1200_ALUOP_CUST5      4'd7
616 
`define OR1200_ALUOP_SHROT      4'd8
617 
`define OR1200_ALUOP_DIV        4'd9
618 
`define OR1200_ALUOP_DIVU       4'd10
619 
/* Order not specifically defined. */
620 
`define OR1200_ALUOP_IMM        4'd11
621 
`define OR1200_ALUOP_MOVHI      4'd12
622 
`define OR1200_ALUOP_COMP       4'd13
623 
`define OR1200_ALUOP_MTSR       4'd14
624 
`define OR1200_ALUOP_MFSR       4'd15
625 
`define OR1200_ALUOP_CMOV 4'd14
626 
`define OR1200_ALUOP_FF1  4'd15
627 
//
628 
// MACOPs
629 
//
630 
`define OR1200_MACOP_WIDTH      2
631 
`define OR1200_MACOP_NOP        2'b00
632 
`define OR1200_MACOP_MAC        2'b01
633 
`define OR1200_MACOP_MSB        2'b10
634 
 
635 
//
636 
// Shift/rotate ops
637 
//
638 
`define OR1200_SHROTOP_WIDTH    2
639 
`define OR1200_SHROTOP_NOP      2'd0
640 
`define OR1200_SHROTOP_SLL      2'd0
641 
`define OR1200_SHROTOP_SRL      2'd1
642 
`define OR1200_SHROTOP_SRA      2'd2
643 
`define OR1200_SHROTOP_ROR      2'd3
644 
 
645 
// Execution cycles per instruction
646 
`define OR1200_MULTICYCLE_WIDTH 2
647 
`define OR1200_ONE_CYCLE                2'd0
648 
`define OR1200_TWO_CYCLES               2'd1
649 
 
650 
// Operand MUX selects
651 
`define OR1200_SEL_WIDTH                2
652 
`define OR1200_SEL_RF                   2'd0
653 
`define OR1200_SEL_IMM                  2'd1
654 
`define OR1200_SEL_EX_FORW              2'd2
655 
`define OR1200_SEL_WB_FORW              2'd3
656 
 
657 
//
658 
// BRANCHOPs
659 
//
660 
`define OR1200_BRANCHOP_WIDTH           3
661 
`define OR1200_BRANCHOP_NOP             3'd0
662 
`define OR1200_BRANCHOP_J               3'd1
663 
`define OR1200_BRANCHOP_JR              3'd2
664 
`define OR1200_BRANCHOP_BAL             3'd3
665 
`define OR1200_BRANCHOP_BF              3'd4
666 
`define OR1200_BRANCHOP_BNF             3'd5
667 
`define OR1200_BRANCHOP_RFE             3'd6
668 
 
669 
//
670 
// LSUOPs
671 
//
672 
// Bit 0: sign extend
673 
// Bits 1-2: 00 doubleword, 01 byte, 10 halfword, 11 singleword
674 
// Bit 3: 0 load, 1 store
675 
`define OR1200_LSUOP_WIDTH              4
676 
`define OR1200_LSUOP_NOP                4'b0000
677 
`define OR1200_LSUOP_LBZ                4'b0010
678 
`define OR1200_LSUOP_LBS                4'b0011
679 
`define OR1200_LSUOP_LHZ                4'b0100
680 
`define OR1200_LSUOP_LHS                4'b0101
681 
`define OR1200_LSUOP_LWZ                4'b0110
682 
`define OR1200_LSUOP_LWS                4'b0111
683 
`define OR1200_LSUOP_LD         4'b0001
684 
`define OR1200_LSUOP_SD         4'b1000
685 
`define OR1200_LSUOP_SB         4'b1010
686 
`define OR1200_LSUOP_SH         4'b1100
687 
`define OR1200_LSUOP_SW         4'b1110
688 
 
689 
// FETCHOPs
690 
`define OR1200_FETCHOP_WIDTH            1
691 
`define OR1200_FETCHOP_NOP              1'b0
692 
`define OR1200_FETCHOP_LW               1'b1
693 
 
694 
//
695 
// Register File Write-Back OPs
696 
//
697 
// Bit 0: register file write enable
698 
// Bits 2-1: write-back mux selects
699 
`define OR1200_RFWBOP_WIDTH             3
700 
`define OR1200_RFWBOP_NOP               3'b000
701 
`define OR1200_RFWBOP_ALU               3'b001
702 
`define OR1200_RFWBOP_LSU               3'b011
703 
`define OR1200_RFWBOP_SPRS              3'b101
704 
`define OR1200_RFWBOP_LR                3'b111
705 
 
706 
// Compare instructions
707 
`define OR1200_COP_SFEQ       3'b000
708 
`define OR1200_COP_SFNE       3'b001
709 
`define OR1200_COP_SFGT       3'b010
710 
`define OR1200_COP_SFGE       3'b011
711 
`define OR1200_COP_SFLT       3'b100
712 
`define OR1200_COP_SFLE       3'b101
713 
`define OR1200_COP_X          3'b111
714 
`define OR1200_SIGNED_COMPARE 'd3
715 
`define OR1200_COMPOP_WIDTH     4
716 
 
717 
//
718 
// TAGs for instruction bus
719 
//
720 
`define OR1200_ITAG_IDLE        4'h0    // idle bus
721 
`define OR1200_ITAG_NI          4'h1    // normal insn
722 
`define OR1200_ITAG_BE          4'hb    // Bus error exception
723 
`define OR1200_ITAG_PE          4'hc    // Page fault exception
724 
`define OR1200_ITAG_TE          4'hd    // TLB miss exception
725 
 
726 
//
727 
// TAGs for data bus
728 
//
729 
`define OR1200_DTAG_IDLE        4'h0    // idle bus
730 
`define OR1200_DTAG_ND          4'h1    // normal data
731 
`define OR1200_DTAG_AE          4'ha    // Alignment exception
732 
`define OR1200_DTAG_BE          4'hb    // Bus error exception
733 
`define OR1200_DTAG_PE          4'hc    // Page fault exception
734 
`define OR1200_DTAG_TE          4'hd    // TLB miss exception
735 
 
736 
 
737 
//////////////////////////////////////////////
738 
//
739 
// ORBIS32 ISA specifics
740 
//
741 
 
742 
// SHROT_OP position in machine word
743 
`define OR1200_SHROTOP_POS              7:6
744 
 
745 
// ALU instructions multicycle field in machine word
746 
`define OR1200_ALUMCYC_POS              9:8
747 
 
748 
//
749 
// Instruction opcode groups (basic)
750 
//
751 
`define OR1200_OR32_J                 6'b000000
752 
`define OR1200_OR32_JAL               6'b000001
753 
`define OR1200_OR32_BNF               6'b000011
754 
`define OR1200_OR32_BF                6'b000100
755 
`define OR1200_OR32_NOP               6'b000101
756 
`define OR1200_OR32_MOVHI             6'b000110
757 
`define OR1200_OR32_XSYNC             6'b001000
758 
`define OR1200_OR32_RFE               6'b001001
759 
/* */
760 
`define OR1200_OR32_JR                6'b010001
761 
`define OR1200_OR32_JALR              6'b010010
762 
`define OR1200_OR32_MACI              6'b010011
763 
/* */
764 
`define OR1200_OR32_LWZ               6'b100001
765 
`define OR1200_OR32_LBZ               6'b100011
766 
`define OR1200_OR32_LBS               6'b100100
767 
`define OR1200_OR32_LHZ               6'b100101
768 
`define OR1200_OR32_LHS               6'b100110
769 
`define OR1200_OR32_ADDI              6'b100111
770 
`define OR1200_OR32_ADDIC             6'b101000
771 
`define OR1200_OR32_ANDI              6'b101001
772 
`define OR1200_OR32_ORI               6'b101010
773 
`define OR1200_OR32_XORI              6'b101011
774 
`define OR1200_OR32_MULI              6'b101100
775 
`define OR1200_OR32_MFSPR             6'b101101
776 
`define OR1200_OR32_SH_ROTI           6'b101110
777 
`define OR1200_OR32_SFXXI             6'b101111
778 
/* */
779 
`define OR1200_OR32_MTSPR             6'b110000
780 
`define OR1200_OR32_MACMSB            6'b110001
781 
/* */
782 
`define OR1200_OR32_SW                6'b110101
783 
`define OR1200_OR32_SB                6'b110110
784 
`define OR1200_OR32_SH                6'b110111
785 
`define OR1200_OR32_ALU               6'b111000
786 
`define OR1200_OR32_SFXX              6'b111001
787 
//`define OR1200_OR32_CUST5             6'b111100
788 
 
789 
 
790 
/////////////////////////////////////////////////////
791 
//
792 
// Exceptions
793 
//
794 
 
795 
//
796 
// Exception vectors per OR1K architecture:
797 
// 0xPPPPP100 - reset
798 
// 0xPPPPP200 - bus error
799 
// ... etc
800 
// where P represents exception prefix.
801 
//
802 
// Exception vectors can be customized as per
803 
// the following formula:
804 
// 0xPPPPPNVV - exception N
805 
//
806 
// P represents exception prefix
807 
// N represents exception N
808 
// VV represents length of the individual vector space,
809 
//   usually it is 8 bits wide and starts with all bits zero
810 
//
811 
 
812 
//
813 
// PPPPP and VV parts
814 
//
815 
// Sum of these two defines needs to be 28
816 
//
817 
`define OR1200_EXCEPT_EPH0_P 20'h00000
818 
`define OR1200_EXCEPT_EPH1_P 20'hF0000
819 
`define OR1200_EXCEPT_V            8'h00
820 
 
821 
//
822 
// N part width
823 
//
824 
`define OR1200_EXCEPT_WIDTH 4
825 
 
826 
//
827 
// Definition of exception vectors
828 
//
829 
// To avoid implementation of a certain exception,
830 
// simply comment out corresponding line
831 
//
832 
`define OR1200_EXCEPT_UNUSED            `OR1200_EXCEPT_WIDTH'hf
833 
`define OR1200_EXCEPT_TRAP              `OR1200_EXCEPT_WIDTH'he
834 
`define OR1200_EXCEPT_BREAK             `OR1200_EXCEPT_WIDTH'hd
835 
`define OR1200_EXCEPT_SYSCALL           `OR1200_EXCEPT_WIDTH'hc
836 
`define OR1200_EXCEPT_RANGE             `OR1200_EXCEPT_WIDTH'hb
837 
`define OR1200_EXCEPT_ITLBMISS          `OR1200_EXCEPT_WIDTH'ha
838 
`define OR1200_EXCEPT_DTLBMISS          `OR1200_EXCEPT_WIDTH'h9
839 
`define OR1200_EXCEPT_INT               `OR1200_EXCEPT_WIDTH'h8
840 
`define OR1200_EXCEPT_ILLEGAL           `OR1200_EXCEPT_WIDTH'h7
841 
`define OR1200_EXCEPT_ALIGN             `OR1200_EXCEPT_WIDTH'h6
842 
`define OR1200_EXCEPT_TICK              `OR1200_EXCEPT_WIDTH'h5
843 
`define OR1200_EXCEPT_IPF               `OR1200_EXCEPT_WIDTH'h4
844 
`define OR1200_EXCEPT_DPF               `OR1200_EXCEPT_WIDTH'h3
845 
`define OR1200_EXCEPT_BUSERR            `OR1200_EXCEPT_WIDTH'h2
846 
`define OR1200_EXCEPT_RESET             `OR1200_EXCEPT_WIDTH'h1
847 
`define OR1200_EXCEPT_NONE              `OR1200_EXCEPT_WIDTH'h0
848 
 
849 
 
850 
/////////////////////////////////////////////////////
851 
//
852 
// SPR groups
853 
//
854 
 
855 
// Bits that define the group
856 
`define OR1200_SPR_GROUP_BITS   15:11
857 
 
858 
// Width of the group bits
859 
`define OR1200_SPR_GROUP_WIDTH  5
860 
 
861 
// Bits that define offset inside the group
862 
`define OR1200_SPR_OFS_BITS 10:0
863 
 
864 
// List of groups
865 
`define OR1200_SPR_GROUP_SYS    5'd00
866 
`define OR1200_SPR_GROUP_DMMU   5'd01
867 
`define OR1200_SPR_GROUP_IMMU   5'd02
868 
`define OR1200_SPR_GROUP_DC     5'd03
869 
`define OR1200_SPR_GROUP_IC     5'd04
870 
`define OR1200_SPR_GROUP_MAC    5'd05
871 
`define OR1200_SPR_GROUP_DU     5'd06
872 
`define OR1200_SPR_GROUP_PM     5'd08
873 
`define OR1200_SPR_GROUP_PIC    5'd09
874 
`define OR1200_SPR_GROUP_TT     5'd10
875 
 
876 
 
877 
/////////////////////////////////////////////////////
878 
//
879 
// System group
880 
//
881 
 
882 
//
883 
// System registers
884 
//
885 
`define OR1200_SPR_CFGR         7'd0
886 
`define OR1200_SPR_RF           6'd32   // 1024 >> 5
887 
`define OR1200_SPR_NPC          11'd16
888 
`define OR1200_SPR_SR           11'd17
889 
`define OR1200_SPR_PPC          11'd18
890 
`define OR1200_SPR_EPCR         11'd32
891 
`define OR1200_SPR_EEAR         11'd48
892 
`define OR1200_SPR_ESR          11'd64
893 
 
894 
//
895 
// SR bits
896 
//
897 
`define OR1200_SR_WIDTH 16
898 
`define OR1200_SR_SM   0
899 
`define OR1200_SR_TEE  1
900 
`define OR1200_SR_IEE  2
901 
`define OR1200_SR_DCE  3
902 
`define OR1200_SR_ICE  4
903 
`define OR1200_SR_DME  5
904 
`define OR1200_SR_IME  6
905 
`define OR1200_SR_LEE  7
906 
`define OR1200_SR_CE   8
907 
`define OR1200_SR_F    9
908 
`define OR1200_SR_CY   10       // Unused
909 
`define OR1200_SR_OV   11       // Unused
910 
`define OR1200_SR_OVE  12       // Unused
911 
`define OR1200_SR_DSX  13       // Unused
912 
`define OR1200_SR_EPH  14
913 
`define OR1200_SR_FO   15
914 
`define OR1200_SR_CID  31:28    // Unimplemented
915 
 
916 
//
917 
// Bits that define offset inside the group
918 
//
919 
`define OR1200_SPROFS_BITS 10:0
920 
 
921 
//
922 
// Default Exception Prefix
923 
//
924 
// 1'b0 - OR1200_EXCEPT_EPH0_P (0x0000_0000)
925 
// 1'b1 - OR1200_EXCEPT_EPH1_P (0xF000_0000)
926 
//
927 
`define OR1200_SR_EPH_DEF       1'b0
928 
 
929 
/////////////////////////////////////////////////////
930 
//
931 
// Power Management (PM)
932 
//
933 
 
934 
// Define it if you want PM implemented
935 
`define OR1200_PM_IMPLEMENTED
936 
 
937 
// Bit positions inside PMR (don't change)
938 
`define OR1200_PM_PMR_SDF 3:0
939 
`define OR1200_PM_PMR_DME 4
940 
`define OR1200_PM_PMR_SME 5
941 
`define OR1200_PM_PMR_DCGE 6
942 
`define OR1200_PM_PMR_UNUSED 31:7
943 
 
944 
// PMR offset inside PM group of registers
945 
`define OR1200_PM_OFS_PMR 11'b0
946 
 
947 
// PM group
948 
`define OR1200_SPRGRP_PM 5'd8
949 
 
950 
// Define if PMR can be read/written at any address inside PM group
951 
`define OR1200_PM_PARTIAL_DECODING
952 
 
953 
// Define if reading PMR is allowed
954 
`define OR1200_PM_READREGS
955 
 
956 
// Define if unused PMR bits should be zero
957 
`define OR1200_PM_UNUSED_ZERO
958 
 
959 
 
960 
/////////////////////////////////////////////////////
961 
//
962 
// Debug Unit (DU)
963 
//
964 
 
965 
// Define it if you want DU implemented
966 
`define OR1200_DU_IMPLEMENTED
967 
 
968 
//
969 
// Define if you want HW Breakpoints
970 
// (if HW breakpoints are not implemented
971 
// only default software trapping is
972 
// possible with l.trap insn - this is
973 
// however already enough for use
974 
// with or32 gdb)
975 
//
976 
//`define OR1200_DU_HWBKPTS
977 
 
978 
// Number of DVR/DCR pairs if HW breakpoints enabled
979 
`define OR1200_DU_DVRDCR_PAIRS 8
980 
 
981 
// Define if you want trace buffer
982 
//`define OR1200_DU_TB_IMPLEMENTED
983 
 
984 
//
985 
// Address offsets of DU registers inside DU group
986 
//
987 
// To not implement a register, doq not define its address
988 
//
989 
`ifdef OR1200_DU_HWBKPTS
990 
`define OR1200_DU_DVR0          11'd0
991 
`define OR1200_DU_DVR1          11'd1
992 
`define OR1200_DU_DVR2          11'd2
993 
`define OR1200_DU_DVR3          11'd3
994 
`define OR1200_DU_DVR4          11'd4
995 
`define OR1200_DU_DVR5          11'd5
996 
`define OR1200_DU_DVR6          11'd6
997 
`define OR1200_DU_DVR7          11'd7
998 
`define OR1200_DU_DCR0          11'd8
999 
`define OR1200_DU_DCR1          11'd9
1000 
`define OR1200_DU_DCR2          11'd10
1001 
`define OR1200_DU_DCR3          11'd11
1002 
`define OR1200_DU_DCR4          11'd12
1003 
`define OR1200_DU_DCR5          11'd13
1004 
`define OR1200_DU_DCR6          11'd14
1005 
`define OR1200_DU_DCR7          11'd15
1006 
`endif
1007 
`define OR1200_DU_DMR1          11'd16
1008 
`ifdef OR1200_DU_HWBKPTS
1009 
`define OR1200_DU_DMR2          11'd17
1010 
`define OR1200_DU_DWCR0         11'd18
1011 
`define OR1200_DU_DWCR1         11'd19
1012 
`endif
1013 
`define OR1200_DU_DSR           11'd20
1014 
`define OR1200_DU_DRR           11'd21
1015 
`ifdef OR1200_DU_TB_IMPLEMENTED
1016 
`define OR1200_DU_TBADR         11'h0ff
1017 
`define OR1200_DU_TBIA          11'h1xx
1018 
`define OR1200_DU_TBIM          11'h2xx
1019 
`define OR1200_DU_TBAR          11'h3xx
1020 
`define OR1200_DU_TBTS          11'h4xx
1021 
`endif
1022 
 
1023 
// Position of offset bits inside SPR address
1024 
`define OR1200_DUOFS_BITS       10:0
1025 
 
1026 
// DCR bits
1027 
`define OR1200_DU_DCR_DP        0
1028 
`define OR1200_DU_DCR_CC        3:1
1029 
`define OR1200_DU_DCR_SC        4
1030 
`define OR1200_DU_DCR_CT        7:5
1031 
 
1032 
// DMR1 bits
1033 
`define OR1200_DU_DMR1_CW0      1:0
1034 
`define OR1200_DU_DMR1_CW1      3:2
1035 
`define OR1200_DU_DMR1_CW2      5:4
1036 
`define OR1200_DU_DMR1_CW3      7:6
1037 
`define OR1200_DU_DMR1_CW4      9:8
1038 
`define OR1200_DU_DMR1_CW5      11:10
1039 
`define OR1200_DU_DMR1_CW6      13:12
1040 
`define OR1200_DU_DMR1_CW7      15:14
1041 
`define OR1200_DU_DMR1_CW8      17:16
1042 
`define OR1200_DU_DMR1_CW9      19:18
1043 
`define OR1200_DU_DMR1_CW10     21:20
1044 
`define OR1200_DU_DMR1_ST       22
1045 
`define OR1200_DU_DMR1_BT       23
1046 
`define OR1200_DU_DMR1_DXFW     24
1047 
`define OR1200_DU_DMR1_ETE      25
1048 
 
1049 
// DMR2 bits
1050 
`define OR1200_DU_DMR2_WCE0     0
1051 
`define OR1200_DU_DMR2_WCE1     1
1052 
`define OR1200_DU_DMR2_AWTC     12:2
1053 
`define OR1200_DU_DMR2_WGB      23:13
1054 
 
1055 
// DWCR bits
1056 
`define OR1200_DU_DWCR_COUNT    15:0
1057 
`define OR1200_DU_DWCR_MATCH    31:16
1058 
 
1059 
// DSR bits
1060 
`define OR1200_DU_DSR_WIDTH     14
1061 
`define OR1200_DU_DSR_RSTE      0
1062 
`define OR1200_DU_DSR_BUSEE     1
1063 
`define OR1200_DU_DSR_DPFE      2
1064 
`define OR1200_DU_DSR_IPFE      3
1065 
`define OR1200_DU_DSR_TTE       4
1066 
`define OR1200_DU_DSR_AE        5
1067 
`define OR1200_DU_DSR_IIE       6
1068 
`define OR1200_DU_DSR_IE        7
1069 
`define OR1200_DU_DSR_DME       8
1070 
`define OR1200_DU_DSR_IME       9
1071 
`define OR1200_DU_DSR_RE        10
1072 
`define OR1200_DU_DSR_SCE       11
1073 
`define OR1200_DU_DSR_BE        12
1074 
`define OR1200_DU_DSR_TE        13
1075 
 
1076 
// DRR bits
1077 
`define OR1200_DU_DRR_RSTE      0
1078 
`define OR1200_DU_DRR_BUSEE     1
1079 
`define OR1200_DU_DRR_DPFE      2
1080 
`define OR1200_DU_DRR_IPFE      3
1081 
`define OR1200_DU_DRR_TTE       4
1082 
`define OR1200_DU_DRR_AE        5
1083 
`define OR1200_DU_DRR_IIE       6
1084 
`define OR1200_DU_DRR_IE        7
1085 
`define OR1200_DU_DRR_DME       8
1086 
`define OR1200_DU_DRR_IME       9
1087 
`define OR1200_DU_DRR_RE        10
1088 
`define OR1200_DU_DRR_SCE       11
1089 
`define OR1200_DU_DRR_BE        12
1090 
`define OR1200_DU_DRR_TE        13
1091 
 
1092 
// Define if reading DU regs is allowed
1093 
`define OR1200_DU_READREGS
1094 
 
1095 
// Define if unused DU registers bits should be zero
1096 
`define OR1200_DU_UNUSED_ZERO
1097 
 
1098 
// Define if IF/LSU status is not needed by devel i/f
1099 
`define OR1200_DU_STATUS_UNIMPLEMENTED
1100 
 
1101 
/////////////////////////////////////////////////////
1102 
//
1103 
// Programmable Interrupt Controller (PIC)
1104 
//
1105 
 
1106 
// Define it if you want PIC implemented
1107 
`define OR1200_PIC_IMPLEMENTED
1108 
 
1109 
// Define number of interrupt inputs (2-31)
1110 
`define OR1200_PIC_INTS 20
1111 
 
1112 
// Address offsets of PIC registers inside PIC group
1113 
`define OR1200_PIC_OFS_PICMR 2'd0
1114 
`define OR1200_PIC_OFS_PICSR 2'd2
1115 
 
1116 
// Position of offset bits inside SPR address
1117 
`define OR1200_PICOFS_BITS 1:0
1118 
 
1119 
// Define if you want these PIC registers to be implemented
1120 
`define OR1200_PIC_PICMR
1121 
`define OR1200_PIC_PICSR
1122 
 
1123 
// Define if reading PIC registers is allowed
1124 
`define OR1200_PIC_READREGS
1125 
 
1126 
// Define if unused PIC register bits should be zero
1127 
`define OR1200_PIC_UNUSED_ZERO
1128 
 
1129 
 
1130 
/////////////////////////////////////////////////////
1131 
//
1132 
// Tick Timer (TT)
1133 
//
1134 
 
1135 
// Define it if you want TT implemented
1136 
`define OR1200_TT_IMPLEMENTED
1137 
 
1138 
// Address offsets of TT registers inside TT group
1139 
`define OR1200_TT_OFS_TTMR 1'd0
1140 
`define OR1200_TT_OFS_TTCR 1'd1
1141 
 
1142 
// Position of offset bits inside SPR group
1143 
`define OR1200_TTOFS_BITS 0
1144 
 
1145 
// Define if you want these TT registers to be implemented
1146 
`define OR1200_TT_TTMR
1147 
`define OR1200_TT_TTCR
1148 
 
1149 
// TTMR bits
1150 
`define OR1200_TT_TTMR_TP 27:0
1151 
`define OR1200_TT_TTMR_IP 28
1152 
`define OR1200_TT_TTMR_IE 29
1153 
`define OR1200_TT_TTMR_M 31:30
1154 
 
1155 
// Define if reading TT registers is allowed
1156 
`define OR1200_TT_READREGS
1157 
 
1158 
 
1159 
//////////////////////////////////////////////
1160 
//
1161 
// MAC
1162 
//
1163 
`define OR1200_MAC_ADDR         0        // MACLO 0xxxxxxxx1, MACHI 0xxxxxxxx0
1164 
`define OR1200_MAC_SPR_WE               // Define if MACLO/MACHI are SPR writable
1165 
 
1166 
//
1167 
// Shift {MACHI,MACLO} into destination register when executing l.macrc
1168 
//
1169 
// According to architecture manual there is no shift, so default value is 0.
1170 
//
1171 
// However the implementation has deviated in this from the arch manual and had hard coded shift by 28 bits which
1172 
// is a useful optimization for MP3 decoding (if using libmad fixed point library). Shifts are no longer
1173 
// default setup, but if you need to remain backward compatible, define your shift bits, which were normally
1174 
// dest_GPR = {MACHI,MACLO}[59:28]
1175 
`define OR1200_MAC_SHIFTBY      0        // 0 = According to arch manual, 28 = obsolete backward compatibility
1176 
 
1177 
 
1178 
//////////////////////////////////////////////
1179 
//
1180 
// Data MMU (DMMU)
1181 
//
1182 
 
1183 
//
1184 
// Address that selects between TLB TR and MR
1185 
//
1186 
`define OR1200_DTLB_TM_ADDR     7
1187 
 
1188 
//
1189 
// DTLBMR fields
1190 
//
1191 
`define OR1200_DTLBMR_V_BITS    0
1192 
`define OR1200_DTLBMR_CID_BITS  4:1
1193 
`define OR1200_DTLBMR_RES_BITS  11:5
1194 
`define OR1200_DTLBMR_VPN_BITS  31:13
1195 
 
1196 
//
1197 
// DTLBTR fields
1198 
//
1199 
`define OR1200_DTLBTR_CC_BITS   0
1200 
`define OR1200_DTLBTR_CI_BITS   1
1201 
`define OR1200_DTLBTR_WBC_BITS  2
1202 
`define OR1200_DTLBTR_WOM_BITS  3
1203 
`define OR1200_DTLBTR_A_BITS    4
1204 
`define OR1200_DTLBTR_D_BITS    5
1205 
`define OR1200_DTLBTR_URE_BITS  6
1206 
`define OR1200_DTLBTR_UWE_BITS  7
1207 
`define OR1200_DTLBTR_SRE_BITS  8
1208 
`define OR1200_DTLBTR_SWE_BITS  9
1209 
`define OR1200_DTLBTR_RES_BITS  11:10
1210 
`define OR1200_DTLBTR_PPN_BITS  31:13
1211 
 
1212 
//
1213 
// DTLB configuration
1214 
//
1215 
`define OR1200_DMMU_PS          13                                      // 13 for 8KB page size
1216 
`define OR1200_DTLB_INDXW       6                                       // 6 for 64 entry DTLB  7 for 128 entries
1217 
`define OR1200_DTLB_INDXL       `OR1200_DMMU_PS                         // 13                   13
1218 
`define OR1200_DTLB_INDXH       `OR1200_DMMU_PS+`OR1200_DTLB_INDXW-1    // 18                   19
1219 
`define OR1200_DTLB_INDX        `OR1200_DTLB_INDXH:`OR1200_DTLB_INDXL   // 18:13                19:13
1220 
`define OR1200_DTLB_TAGW        32-`OR1200_DTLB_INDXW-`OR1200_DMMU_PS   // 13                   12
1221 
`define OR1200_DTLB_TAGL        `OR1200_DTLB_INDXH+1                    // 19                   20
1222 
`define OR1200_DTLB_TAG         31:`OR1200_DTLB_TAGL                    // 31:19                31:20
1223 
`define OR1200_DTLBMRW          `OR1200_DTLB_TAGW+1                     // +1 because of V bit
1224 
`define OR1200_DTLBTRW          32-`OR1200_DMMU_PS+5                    // +5 because of protection bits and CI
1225 
 
1226 
//
1227 
// Cache inhibit while DMMU is not enabled/implemented
1228 
//
1229 
// cache inhibited 0GB-4GB              1'b1
1230 
// cache inhibited 0GB-2GB              !dcpu_adr_i[31]
1231 
// cache inhibited 0GB-1GB 2GB-3GB      !dcpu_adr_i[30]
1232 
// cache inhibited 1GB-2GB 3GB-4GB      dcpu_adr_i[30]
1233 
// cache inhibited 2GB-4GB (default)    dcpu_adr_i[31]
1234 
// cached 0GB-4GB                       1'b0
1235 
//
1236 
`define OR1200_DMMU_CI                  dcpu_adr_i[31]
1237 
 
1238 
 
1239 
//////////////////////////////////////////////
1240 
//
1241 
// Insn MMU (IMMU)
1242 
//
1243 
 
1244 
//
1245 
// Address that selects between TLB TR and MR
1246 
//
1247 
`define OR1200_ITLB_TM_ADDR     7
1248 
 
1249 
//
1250 
// ITLBMR fields
1251 
//
1252 
`define OR1200_ITLBMR_V_BITS    0
1253 
`define OR1200_ITLBMR_CID_BITS  4:1
1254 
`define OR1200_ITLBMR_RES_BITS  11:5
1255 
`define OR1200_ITLBMR_VPN_BITS  31:13
1256 
 
1257 
//
1258 
// ITLBTR fields
1259 
//
1260 
`define OR1200_ITLBTR_CC_BITS   0
1261 
`define OR1200_ITLBTR_CI_BITS   1
1262 
`define OR1200_ITLBTR_WBC_BITS  2
1263 
`define OR1200_ITLBTR_WOM_BITS  3
1264 
`define OR1200_ITLBTR_A_BITS    4
1265 
`define OR1200_ITLBTR_D_BITS    5
1266 
`define OR1200_ITLBTR_SXE_BITS  6
1267 
`define OR1200_ITLBTR_UXE_BITS  7
1268 
`define OR1200_ITLBTR_RES_BITS  11:8
1269 
`define OR1200_ITLBTR_PPN_BITS  31:13
1270 
 
1271 
//
1272 
// ITLB configuration
1273 
//
1274 
`define OR1200_IMMU_PS          13                                      // 13 for 8KB page size
1275 
`define OR1200_ITLB_INDXW       6                                       // 6 for 64 entry ITLB  7 for 128 entries
1276 
`define OR1200_ITLB_INDXL       `OR1200_IMMU_PS                         // 13                   13
1277 
`define OR1200_ITLB_INDXH       `OR1200_IMMU_PS+`OR1200_ITLB_INDXW-1    // 18                   19
1278 
`define OR1200_ITLB_INDX        `OR1200_ITLB_INDXH:`OR1200_ITLB_INDXL   // 18:13                19:13
1279 
`define OR1200_ITLB_TAGW        32-`OR1200_ITLB_INDXW-`OR1200_IMMU_PS   // 13                   12
1280 
`define OR1200_ITLB_TAGL        `OR1200_ITLB_INDXH+1                    // 19                   20
1281 
`define OR1200_ITLB_TAG         31:`OR1200_ITLB_TAGL                    // 31:19                31:20
1282 
`define OR1200_ITLBMRW          `OR1200_ITLB_TAGW+1                     // +1 because of V bit
1283 
`define OR1200_ITLBTRW          32-`OR1200_IMMU_PS+3                    // +3 because of protection bits and CI
1284 
 
1285 
//
1286 
// Cache inhibit while IMMU is not enabled/implemented
1287 
// Note: all combinations that use icpu_adr_i cause async loop
1288 
//
1289 
// cache inhibited 0GB-4GB              1'b1
1290 
// cache inhibited 0GB-2GB              !icpu_adr_i[31]
1291 
// cache inhibited 0GB-1GB 2GB-3GB      !icpu_adr_i[30]
1292 
// cache inhibited 1GB-2GB 3GB-4GB      icpu_adr_i[30]
1293 
// cache inhibited 2GB-4GB (default)    icpu_adr_i[31]
1294 
// cached 0GB-4GB                       1'b0
1295 
//
1296 
`define OR1200_IMMU_CI                  1'b0
1297 
 
1298 
 
1299 
/////////////////////////////////////////////////
1300 
//
1301 
// Insn cache (IC)
1302 
//
1303 
 
1304 
// 3 for 8 bytes, 4 for 16 bytes etc
1305 
`define OR1200_ICLS             4
1306 
 
1307 
//
1308 
// IC configurations
1309 
//
1310 
`ifdef OR1200_IC_1W_512B
1311 
`define OR1200_ICSIZE   9     // 512
1312 
`define OR1200_ICINDX   `OR1200_ICSIZE-2 // 7
1313 
`define OR1200_ICINDXH  `OR1200_ICSIZE-1 // 8
1314 
`define OR1200_ICTAGL   `OR1200_ICINDXH+1 // 9
1315 
`define OR1200_ICTAG    `OR1200_ICSIZE-`OR1200_ICLS // 5
1316 
`define OR1200_ICTAG_W  24
1317 
`endif
1318 
`ifdef OR1200_IC_1W_4KB
1319 
`define OR1200_ICSIZE                   12                      // 4096
1320 
`define OR1200_ICINDX                   `OR1200_ICSIZE-2        // 10
1321 
`define OR1200_ICINDXH                  `OR1200_ICSIZE-1        // 11
1322 
`define OR1200_ICTAGL                   `OR1200_ICINDXH+1       // 12
1323 
`define OR1200_ICTAG                    `OR1200_ICSIZE-`OR1200_ICLS     // 8
1324 
`define OR1200_ICTAG_W                  21
1325 
`endif
1326 
`ifdef OR1200_IC_1W_8KB
1327 
`define OR1200_ICSIZE                   13                      // 8192
1328 
`define OR1200_ICINDX                   `OR1200_ICSIZE-2        // 11
1329 
`define OR1200_ICINDXH                  `OR1200_ICSIZE-1        // 12
1330 
`define OR1200_ICTAGL                   `OR1200_ICINDXH+1       // 13
1331 
`define OR1200_ICTAG                    `OR1200_ICSIZE-`OR1200_ICLS     // 9
1332 
`define OR1200_ICTAG_W                  20
1333 
`endif
1334 
 
1335 
 
1336 
/////////////////////////////////////////////////
1337 
//
1338 
// Data cache (DC)
1339 
//
1340 
 
1341 
// 3 for 8 bytes, 4 for 16 bytes etc
1342 
`define OR1200_DCLS             4
1343 
 
1344 
// Define to perform store refill (potential performance penalty)
1345 
// `define OR1200_DC_STORE_REFILL
1346 
 
1347 
//
1348 
// DC configurations
1349 
//
1350 
`ifdef OR1200_DC_1W_4KB
1351 
`define OR1200_DCSIZE                   12                      // 4096
1352 
`define OR1200_DCINDX                   `OR1200_DCSIZE-2        // 10
1353 
`define OR1200_DCINDXH                  `OR1200_DCSIZE-1        // 11
1354 
`define OR1200_DCTAGL                   `OR1200_DCINDXH+1       // 12
1355 
`define OR1200_DCTAG                    `OR1200_DCSIZE-`OR1200_DCLS     // 8
1356 
`define OR1200_DCTAG_W                  21
1357 
`endif
1358 
`ifdef OR1200_DC_1W_8KB
1359 
`define OR1200_DCSIZE                   13                      // 8192
1360 
`define OR1200_DCINDX                   `OR1200_DCSIZE-2        // 11
1361 
`define OR1200_DCINDXH                  `OR1200_DCSIZE-1        // 12
1362 
`define OR1200_DCTAGL                   `OR1200_DCINDXH+1       // 13
1363 
`define OR1200_DCTAG                    `OR1200_DCSIZE-`OR1200_DCLS     // 9
1364 
`define OR1200_DCTAG_W                  20
1365 
`endif
1366 
 
1367 
/////////////////////////////////////////////////
1368 
//
1369 
// Store buffer (SB)
1370 
//
1371 
 
1372 
//
1373 
// Store buffer
1374 
//
1375 
// It will improve performance by "caching" CPU stores
1376 
// using store buffer. This is most important for function
1377 
// prologues because DC can only work in write though mode
1378 
// and all stores would have to complete external WB writes
1379 
// to memory.
1380 
// Store buffer is between DC and data BIU.
1381 
// All stores will be stored into store buffer and immediately
1382 
// completed by the CPU, even though actual external writes
1383 
// will be performed later. As a consequence store buffer masks
1384 
// all data bus errors related to stores (data bus errors
1385 
// related to loads are delivered normally).
1386 
// All pending CPU loads will wait until store buffer is empty to
1387 
// ensure strict memory model. Right now this is necessary because
1388 
// we don't make destinction between cached and cache inhibited
1389 
// address space, so we simply empty store buffer until loads
1390 
// can begin.
1391 
//
1392 
// It makes design a bit bigger, depending what is the number of
1393 
// entries in SB FIFO. Number of entries can be changed further
1394 
// down.
1395 
//
1396 
//`define OR1200_SB_IMPLEMENTED
1397 
 
1398 
//
1399 
// Number of store buffer entries
1400 
//
1401 
// Verified number of entries are 4 and 8 entries
1402 
// (2 and 3 for OR1200_SB_LOG). OR1200_SB_ENTRIES must
1403 
// always match 2**OR1200_SB_LOG.
1404 
// To disable store buffer, undefine
1405 
// OR1200_SB_IMPLEMENTED.
1406 
//
1407 
`define OR1200_SB_LOG           2       // 2 or 3
1408 
`define OR1200_SB_ENTRIES       4       // 4 or 8
1409 
 
1410 
 
1411 
/////////////////////////////////////////////////
1412 
//
1413 
// Quick Embedded Memory (QMEM)
1414 
//
1415 
 
1416 
//
1417 
// Quick Embedded Memory
1418 
//
1419 
// Instantiation of dedicated insn/data memory (RAM or ROM).
1420 
// Insn fetch has effective throughput 1insn / clock cycle.
1421 
// Data load takes two clock cycles / access, data store
1422 
// takes 1 clock cycle / access (if there is no insn fetch)).
1423 
// Memory instantiation is shared between insn and data,
1424 
// meaning if insn fetch are performed, data load/store
1425 
// performance will be lower.
1426 
//
1427 
// Main reason for QMEM is to put some time critical functions
1428 
// into this memory and to have predictable and fast access
1429 
// to these functions. (soft fpu, context switch, exception
1430 
// handlers, stack, etc)
1431 
//
1432 
// It makes design a bit bigger and slower. QMEM sits behind
1433 
// IMMU/DMMU so all addresses are physical (so the MMUs can be
1434 
// used with QMEM and QMEM is seen by the CPU just like any other
1435 
// memory in the system). IC/DC are sitting behind QMEM so the
1436 
// whole design timing might be worse with QMEM implemented.
1437 
//
1438 
//`define OR1200_QMEM_IMPLEMENTED
1439 
 
1440 
//
1441 
// Base address and mask of QMEM
1442 
//
1443 
// Base address defines first address of QMEM. Mask defines
1444 
// QMEM range in address space. Actual size of QMEM is however
1445 
// determined with instantiated RAM/ROM. However bigger
1446 
// mask will reserve more address space for QMEM, but also
1447 
// make design faster, while more tight mask will take
1448 
// less address space but also make design slower. If
1449 
// instantiated RAM/ROM is smaller than space reserved with
1450 
// the mask, instatiated RAM/ROM will also be shadowed
1451 
// at higher addresses in reserved space.
1452 
//
1453 
`define OR1200_QMEM_IADDR       32'h0080_0000
1454 
`define OR1200_QMEM_IMASK       32'hfff0_0000   // Max QMEM size 1MB
1455 
`define OR1200_QMEM_DADDR  32'h0080_0000
1456 
`define OR1200_QMEM_DMASK  32'hfff0_0000 // Max QMEM size 1MB
1457 
 
1458 
//
1459 
// QMEM interface byte-select capability
1460 
//
1461 
// To enable qmem_sel* ports, define this macro.
1462 
//
1463 
//`define OR1200_QMEM_BSEL
1464 
 
1465 
//
1466 
// QMEM interface acknowledge
1467 
//
1468 
// To enable qmem_ack port, define this macro.
1469 
//
1470 
//`define OR1200_QMEM_ACK
1471 
 
1472 
/////////////////////////////////////////////////////
1473 
//
1474 
// VR, UPR and Configuration Registers
1475 
//
1476 
//
1477 
// VR, UPR and configuration registers are optional. If
1478 
// implemented, operating system can automatically figure
1479 
// out how to use the processor because it knows
1480 
// what units are available in the processor and how they
1481 
// are configured.
1482 
//
1483 
// This section must be last in or1200_defines.v file so
1484 
// that all units are already configured and thus
1485 
// configuration registers are properly set.
1486 
//
1487 
 
1488 
// Define if you want configuration registers implemented
1489 
`define OR1200_CFGR_IMPLEMENTED
1490 
 
1491 
// Define if you want full address decode inside SYS group
1492 
`define OR1200_SYS_FULL_DECODE
1493 
 
1494 
// Offsets of VR, UPR and CFGR registers
1495 
`define OR1200_SPRGRP_SYS_VR            4'h0
1496 
`define OR1200_SPRGRP_SYS_UPR           4'h1
1497 
`define OR1200_SPRGRP_SYS_CPUCFGR       4'h2
1498 
`define OR1200_SPRGRP_SYS_DMMUCFGR      4'h3
1499 
`define OR1200_SPRGRP_SYS_IMMUCFGR      4'h4
1500 
`define OR1200_SPRGRP_SYS_DCCFGR        4'h5
1501 
`define OR1200_SPRGRP_SYS_ICCFGR        4'h6
1502 
`define OR1200_SPRGRP_SYS_DCFGR 4'h7
1503 
 
1504 
// VR fields
1505 
`define OR1200_VR_REV_BITS              5:0
1506 
`define OR1200_VR_RES1_BITS             15:6
1507 
`define OR1200_VR_CFG_BITS              23:16
1508 
`define OR1200_VR_VER_BITS              31:24
1509 
 
1510 
// VR values
1511 
`define OR1200_VR_REV                   6'h01
1512 
`define OR1200_VR_RES1                  10'h000
1513 
`define OR1200_VR_CFG                   8'h00
1514 
`define OR1200_VR_VER                   8'h12
1515 
 
1516 
// UPR fields
1517 
`define OR1200_UPR_UP_BITS              0
1518 
`define OR1200_UPR_DCP_BITS             1
1519 
`define OR1200_UPR_ICP_BITS             2
1520 
`define OR1200_UPR_DMP_BITS             3
1521 
`define OR1200_UPR_IMP_BITS             4
1522 
`define OR1200_UPR_MP_BITS              5
1523 
`define OR1200_UPR_DUP_BITS             6
1524 
`define OR1200_UPR_PCUP_BITS            7
1525 
`define OR1200_UPR_PMP_BITS             8
1526 
`define OR1200_UPR_PICP_BITS            9
1527 
`define OR1200_UPR_TTP_BITS             10
1528 
`define OR1200_UPR_RES1_BITS            23:11
1529 
`define OR1200_UPR_CUP_BITS             31:24
1530 
 
1531 
// UPR values
1532 
`define OR1200_UPR_UP                   1'b1
1533 
`ifdef OR1200_NO_DC
1534 
`define OR1200_UPR_DCP                  1'b0
1535 
`else
1536 
`define OR1200_UPR_DCP                  1'b1
1537 
`endif
1538 
`ifdef OR1200_NO_IC
1539 
`define OR1200_UPR_ICP                  1'b0
1540 
`else
1541 
`define OR1200_UPR_ICP                  1'b1
1542 
`endif
1543 
`ifdef OR1200_NO_DMMU
1544 
`define OR1200_UPR_DMP                  1'b0
1545 
`else
1546 
`define OR1200_UPR_DMP                  1'b1
1547 
`endif
1548 
`ifdef OR1200_NO_IMMU
1549 
`define OR1200_UPR_IMP                  1'b0
1550 
`else
1551 
`define OR1200_UPR_IMP                  1'b1
1552 
`endif
1553 
`define OR1200_UPR_MP                   1'b1    // MAC always present
1554 
`ifdef OR1200_DU_IMPLEMENTED
1555 
`define OR1200_UPR_DUP                  1'b1
1556 
`else
1557 
`define OR1200_UPR_DUP                  1'b0
1558 
`endif
1559 
`define OR1200_UPR_PCUP                 1'b0    // Performance counters not present
1560 
`ifdef OR1200_DU_IMPLEMENTED
1561 
`define OR1200_UPR_PMP                  1'b1
1562 
`else
1563 
`define OR1200_UPR_PMP                  1'b0
1564 
`endif
1565 
`ifdef OR1200_DU_IMPLEMENTED
1566 
`define OR1200_UPR_PICP                 1'b1
1567 
`else
1568 
`define OR1200_UPR_PICP                 1'b0
1569 
`endif
1570 
`ifdef OR1200_DU_IMPLEMENTED
1571 
`define OR1200_UPR_TTP                  1'b1
1572 
`else
1573 
`define OR1200_UPR_TTP                  1'b0
1574 
`endif
1575 
`define OR1200_UPR_RES1                 13'h0000
1576 
`define OR1200_UPR_CUP                  8'h00
1577 
 
1578 
// CPUCFGR fields
1579 
`define OR1200_CPUCFGR_NSGF_BITS        3:0
1580 
`define OR1200_CPUCFGR_HGF_BITS 4
1581 
`define OR1200_CPUCFGR_OB32S_BITS       5
1582 
`define OR1200_CPUCFGR_OB64S_BITS       6
1583 
`define OR1200_CPUCFGR_OF32S_BITS       7
1584 
`define OR1200_CPUCFGR_OF64S_BITS       8
1585 
`define OR1200_CPUCFGR_OV64S_BITS       9
1586 
`define OR1200_CPUCFGR_RES1_BITS        31:10
1587 
 
1588 
// CPUCFGR values
1589 
`define OR1200_CPUCFGR_NSGF             4'h0
1590 
`define OR1200_CPUCFGR_HGF              1'b0
1591 
`define OR1200_CPUCFGR_OB32S            1'b1
1592 
`define OR1200_CPUCFGR_OB64S            1'b0
1593 
`define OR1200_CPUCFGR_OF32S            1'b0
1594 
`define OR1200_CPUCFGR_OF64S            1'b0
1595 
`define OR1200_CPUCFGR_OV64S            1'b0
1596 
`define OR1200_CPUCFGR_RES1             22'h000000
1597 
 
1598 
// DMMUCFGR fields
1599 
`define OR1200_DMMUCFGR_NTW_BITS        1:0
1600 
`define OR1200_DMMUCFGR_NTS_BITS        4:2
1601 
`define OR1200_DMMUCFGR_NAE_BITS        7:5
1602 
`define OR1200_DMMUCFGR_CRI_BITS        8
1603 
`define OR1200_DMMUCFGR_PRI_BITS        9
1604 
`define OR1200_DMMUCFGR_TEIRI_BITS      10
1605 
`define OR1200_DMMUCFGR_HTR_BITS        11
1606 
`define OR1200_DMMUCFGR_RES1_BITS       31:12
1607 
 
1608 
// DMMUCFGR values
1609 
`ifdef OR1200_NO_DMMU
1610 
`define OR1200_DMMUCFGR_NTW             2'h0    // Irrelevant
1611 
`define OR1200_DMMUCFGR_NTS             3'h0    // Irrelevant
1612 
`define OR1200_DMMUCFGR_NAE             3'h0    // Irrelevant
1613 
`define OR1200_DMMUCFGR_CRI             1'b0    // Irrelevant
1614 
`define OR1200_DMMUCFGR_PRI             1'b0    // Irrelevant
1615 
`define OR1200_DMMUCFGR_TEIRI           1'b0    // Irrelevant
1616 
`define OR1200_DMMUCFGR_HTR             1'b0    // Irrelevant
1617 
`define OR1200_DMMUCFGR_RES1            20'h00000
1618 
`else
1619 
`define OR1200_DMMUCFGR_NTW             2'h0    // 1 TLB way
1620 
`define OR1200_DMMUCFGR_NTS 3'h`OR1200_DTLB_INDXW       // Num TLB sets
1621 
`define OR1200_DMMUCFGR_NAE             3'h0    // No ATB entries
1622 
`define OR1200_DMMUCFGR_CRI             1'b0    // No control register
1623 
`define OR1200_DMMUCFGR_PRI             1'b0    // No protection reg
1624 
`define OR1200_DMMUCFGR_TEIRI           1'b1    // TLB entry inv reg impl.
1625 
`define OR1200_DMMUCFGR_HTR             1'b0    // No HW TLB reload
1626 
`define OR1200_DMMUCFGR_RES1            20'h00000
1627 
`endif
1628 
 
1629 
// IMMUCFGR fields
1630 
`define OR1200_IMMUCFGR_NTW_BITS        1:0
1631 
`define OR1200_IMMUCFGR_NTS_BITS        4:2
1632 
`define OR1200_IMMUCFGR_NAE_BITS        7:5
1633 
`define OR1200_IMMUCFGR_CRI_BITS        8
1634 
`define OR1200_IMMUCFGR_PRI_BITS        9
1635 
`define OR1200_IMMUCFGR_TEIRI_BITS      10
1636 
`define OR1200_IMMUCFGR_HTR_BITS        11
1637 
`define OR1200_IMMUCFGR_RES1_BITS       31:12
1638 
 
1639 
// IMMUCFGR values
1640 
`ifdef OR1200_NO_IMMU
1641 
`define OR1200_IMMUCFGR_NTW             2'h0    // Irrelevant
1642 
`define OR1200_IMMUCFGR_NTS             3'h0    // Irrelevant
1643 
`define OR1200_IMMUCFGR_NAE             3'h0    // Irrelevant
1644 
`define OR1200_IMMUCFGR_CRI             1'b0    // Irrelevant
1645 
`define OR1200_IMMUCFGR_PRI             1'b0    // Irrelevant
1646 
`define OR1200_IMMUCFGR_TEIRI           1'b0    // Irrelevant
1647 
`define OR1200_IMMUCFGR_HTR             1'b0    // Irrelevant
1648 
`define OR1200_IMMUCFGR_RES1            20'h00000
1649 
`else
1650 
`define OR1200_IMMUCFGR_NTW             2'h0    // 1 TLB way
1651 
`define OR1200_IMMUCFGR_NTS 3'h`OR1200_ITLB_INDXW       // Num TLB sets
1652 
`define OR1200_IMMUCFGR_NAE             3'h0    // No ATB entry
1653 
`define OR1200_IMMUCFGR_CRI             1'b0    // No control reg
1654 
`define OR1200_IMMUCFGR_PRI             1'b0    // No protection reg
1655 
`define OR1200_IMMUCFGR_TEIRI           1'b1    // TLB entry inv reg impl
1656 
`define OR1200_IMMUCFGR_HTR             1'b0    // No HW TLB reload
1657 
`define OR1200_IMMUCFGR_RES1            20'h00000
1658 
`endif
1659 
 
1660 
// DCCFGR fields
1661 
`define OR1200_DCCFGR_NCW_BITS          2:0
1662 
`define OR1200_DCCFGR_NCS_BITS          6:3
1663 
`define OR1200_DCCFGR_CBS_BITS          7
1664 
`define OR1200_DCCFGR_CWS_BITS          8
1665 
`define OR1200_DCCFGR_CCRI_BITS         9
1666 
`define OR1200_DCCFGR_CBIRI_BITS        10
1667 
`define OR1200_DCCFGR_CBPRI_BITS        11
1668 
`define OR1200_DCCFGR_CBLRI_BITS        12
1669 
`define OR1200_DCCFGR_CBFRI_BITS        13
1670 
`define OR1200_DCCFGR_CBWBRI_BITS       14
1671 
`define OR1200_DCCFGR_RES1_BITS 31:15
1672 
 
1673 
// DCCFGR values
1674 
`ifdef OR1200_NO_DC
1675 
`define OR1200_DCCFGR_NCW               3'h0    // Irrelevant
1676 
`define OR1200_DCCFGR_NCS               4'h0    // Irrelevant
1677 
`define OR1200_DCCFGR_CBS               1'b0    // Irrelevant
1678 
`define OR1200_DCCFGR_CWS               1'b0    // Irrelevant
1679 
`define OR1200_DCCFGR_CCRI              1'b1    // Irrelevant
1680 
`define OR1200_DCCFGR_CBIRI             1'b1    // Irrelevant
1681 
`define OR1200_DCCFGR_CBPRI             1'b0    // Irrelevant
1682 
`define OR1200_DCCFGR_CBLRI             1'b0    // Irrelevant
1683 
`define OR1200_DCCFGR_CBFRI             1'b1    // Irrelevant
1684 
`define OR1200_DCCFGR_CBWBRI            1'b0    // Irrelevant
1685 
`define OR1200_DCCFGR_RES1              17'h00000
1686 
`else
1687 
`define OR1200_DCCFGR_NCW               3'h0    // 1 cache way
1688 
`define OR1200_DCCFGR_NCS (`OR1200_DCTAG)       // Num cache sets
1689 
`define OR1200_DCCFGR_CBS (`OR1200_DCLS-4)      // 16 byte cache block
1690 
`define OR1200_DCCFGR_CWS               1'b0    // Write-through strategy
1691 
`define OR1200_DCCFGR_CCRI              1'b1    // Cache control reg impl.
1692 
`define OR1200_DCCFGR_CBIRI             1'b1    // Cache block inv reg impl.
1693 
`define OR1200_DCCFGR_CBPRI             1'b0    // Cache block prefetch reg not impl.
1694 
`define OR1200_DCCFGR_CBLRI             1'b0    // Cache block lock reg not impl.
1695 
`define OR1200_DCCFGR_CBFRI             1'b1    // Cache block flush reg impl.
1696 
`define OR1200_DCCFGR_CBWBRI            1'b0    // Cache block WB reg not impl.
1697 
`define OR1200_DCCFGR_RES1              17'h00000
1698 
`endif
1699 
 
1700 
// ICCFGR fields
1701 
`define OR1200_ICCFGR_NCW_BITS          2:0
1702 
`define OR1200_ICCFGR_NCS_BITS          6:3
1703 
`define OR1200_ICCFGR_CBS_BITS          7
1704 
`define OR1200_ICCFGR_CWS_BITS          8
1705 
`define OR1200_ICCFGR_CCRI_BITS         9
1706 
`define OR1200_ICCFGR_CBIRI_BITS        10
1707 
`define OR1200_ICCFGR_CBPRI_BITS        11
1708 
`define OR1200_ICCFGR_CBLRI_BITS        12
1709 
`define OR1200_ICCFGR_CBFRI_BITS        13
1710 
`define OR1200_ICCFGR_CBWBRI_BITS       14
1711 
`define OR1200_ICCFGR_RES1_BITS 31:15
1712 
 
1713 
// ICCFGR values
1714 
`ifdef OR1200_NO_IC
1715 
`define OR1200_ICCFGR_NCW               3'h0    // Irrelevant
1716 
`define OR1200_ICCFGR_NCS               4'h0    // Irrelevant
1717 
`define OR1200_ICCFGR_CBS               1'b0    // Irrelevant
1718 
`define OR1200_ICCFGR_CWS               1'b0    // Irrelevant
1719 
`define OR1200_ICCFGR_CCRI              1'b0    // Irrelevant
1720 
`define OR1200_ICCFGR_CBIRI             1'b0    // Irrelevant
1721 
`define OR1200_ICCFGR_CBPRI             1'b0    // Irrelevant
1722 
`define OR1200_ICCFGR_CBLRI             1'b0    // Irrelevant
1723 
`define OR1200_ICCFGR_CBFRI             1'b0    // Irrelevant
1724 
`define OR1200_ICCFGR_CBWBRI            1'b0    // Irrelevant
1725 
`define OR1200_ICCFGR_RES1              17'h00000
1726 
`else
1727 
`define OR1200_ICCFGR_NCW               3'h0    // 1 cache way
1728 
`define OR1200_ICCFGR_NCS (`OR1200_ICTAG)       // Num cache sets
1729 
`define OR1200_ICCFGR_CBS (`OR1200_ICLS-4)      // 16 byte cache block
1730 
`define OR1200_ICCFGR_CWS               1'b0    // Irrelevant
1731 
`define OR1200_ICCFGR_CCRI              1'b1    // Cache control reg impl.
1732 
`define OR1200_ICCFGR_CBIRI             1'b1    // Cache block inv reg impl.
1733 
`define OR1200_ICCFGR_CBPRI             1'b0    // Cache block prefetch reg not impl.
1734 
`define OR1200_ICCFGR_CBLRI             1'b0    // Cache block lock reg not impl.
1735 
`define OR1200_ICCFGR_CBFRI             1'b1    // Cache block flush reg impl.
1736 
`define OR1200_ICCFGR_CBWBRI            1'b0    // Irrelevant
1737 
`define OR1200_ICCFGR_RES1              17'h00000
1738 
`endif
1739 
 
1740 
// DCFGR fields
1741 
`define OR1200_DCFGR_NDP_BITS           2:0
1742 
`define OR1200_DCFGR_WPCI_BITS          3
1743 
`define OR1200_DCFGR_RES1_BITS          31:4
1744 
 
1745 
// DCFGR values
1746 
`ifdef OR1200_DU_HWBKPTS
1747 
`define OR1200_DCFGR_NDP        3'h`OR1200_DU_DVRDCR_PAIRS // # of DVR/DCR pairs
1748 
`ifdef OR1200_DU_DWCR0
1749 
`define OR1200_DCFGR_WPCI               1'b1
1750 
`else
1751 
`define OR1200_DCFGR_WPCI               1'b0    // WP counters not impl.
1752 
`endif
1753 
`else
1754 
`define OR1200_DCFGR_NDP                3'h0    // Zero DVR/DCR pairs
1755 
`define OR1200_DCFGR_WPCI               1'b0    // WP counters not impl.
1756 
`endif
1757 
`define OR1200_DCFGR_RES1               28'h0000000
1758 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.