OpenCores
URL https://opencores.org/ocsvn/or1200_hp/or1200_hp/trunk

Subversion Repositories or1200_hp

[/] [or1200_hp/] [trunk/] [rtl/] [rtl_cm4/] [verilog/] [or1200_ic_tag.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 tobil 
//////////////////////////////////////////////////////////////////////
2 
////                                                              ////
3 
////  OR1200's IC TAGs                                            ////
4 
////                                                              ////
5 
////  This file is part of the OpenRISC 1200 project              ////
6 
////  http://www.opencores.org/cores/or1k/                        ////
7 
////                                                              ////
8 
////  Description                                                 ////
9 
////  Instatiation of instruction cache tag rams                  ////
10 
////                                                              ////
11 
////  To Do:                                                      ////
12 
////   - make it smaller and faster                               ////
13 
////                                                              ////
14 
////  Author(s):                                                  ////
15 
////      - Damjan Lampret, lampret@opencores.org                 ////
16 
////                                                              ////
17 
//////////////////////////////////////////////////////////////////////
18 
////                                                              ////
19 
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
20 
////                                                              ////
21 
//// This source file may be used and distributed without         ////
22 
//// restriction provided that this copyright statement is not    ////
23 
//// removed from the file and that any derivative work contains  ////
24 
//// the original copyright notice and the associated disclaimer. ////
25 
////                                                              ////
26 
//// This source file is free software; you can redistribute it   ////
27 
//// and/or modify it under the terms of the GNU Lesser General   ////
28 
//// Public License as published by the Free Software Foundation; ////
29 
//// either version 2.1 of the License, or (at your option) any   ////
30 
//// later version.                                               ////
31 
////                                                              ////
32 
//// This source is distributed in the hope that it will be       ////
33 
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
34 
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
35 
//// PURPOSE.  See the GNU Lesser General Public License for more ////
36 
//// details.                                                     ////
37 
////                                                              ////
38 
//// You should have received a copy of the GNU Lesser General    ////
39 
//// Public License along with this source; if not, download it   ////
40 
//// from http://www.opencores.org/lgpl.shtml                     ////
41 
////                                                              ////
42 
//////////////////////////////////////////////////////////////////////
43 
//
44 
// CVS Revision History
45 
//
46 
// $Log: not supported by cvs2svn $
47 
// Revision 1.6  2004/04/08 11:00:46  simont
48 
// Add support for 512B instruction cache.
49 
//
50 
// Revision 1.5  2004/04/05 08:29:57  lampret
51 
// Merged branch_qmem into main tree.
52 
//
53 
// Revision 1.3.4.1  2003/12/09 11:46:48  simons
54 
// Mbist nameing changed, Artisan ram instance signal names fixed, some synthesis waning fixed.
55 
//
56 
// Revision 1.3  2002/10/24 22:19:04  mohor
57 
// Signal scanb_eni renamed to scanb_en
58 
//
59 
// Revision 1.2  2002/10/17 20:04:40  lampret
60 
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
61 
//
62 
// Revision 1.1  2002/01/03 08:16:15  lampret
63 
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
64 
//
65 
// Revision 1.8  2001/10/21 17:57:16  lampret
66 
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
67 
//
68 
// Revision 1.7  2001/10/14 13:12:09  lampret
69 
// MP3 version.
70 
//
71 
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
72 
// no message
73 
//
74 
// Revision 1.2  2001/08/09 13:39:33  lampret
75 
// Major clean-up.
76 
//
77 
// Revision 1.1  2001/07/20 00:46:03  lampret
78 
// Development version of RTL. Libraries are missing.
79 
//
80 
//
81 
 
82 
// synopsys translate_off
83 
`include "timescale.v"
84 
// synopsys translate_on
85 
`include "or1200_defines.v"
86 
 
87 
module or1200_ic_tag_cm4(
88 
                clk_i_cml_1,
89 
                clk_i_cml_2,
90 
                clk_i_cml_3,
91 
                cmls,
92 
 
93 
        // Clock and reset
94 
        clk, rst,
95 
 
96 
`ifdef OR1200_BIST
97 
        // RAM BIST
98 
        mbist_si_i, mbist_so_o, mbist_ctrl_i,
99 
`endif
100 
 
101 
        // Internal i/f
102 
        addr, en, we, datain, tag_v, tag
103 
);
104 
 
105 
 
106 
input clk_i_cml_1;
107 
input clk_i_cml_2;
108 
input clk_i_cml_3;
109 
input [1:0] cmls;
110 
 
111 
 
112 
 
113 
parameter dw = `OR1200_ICTAG_W;
114 
parameter aw = `OR1200_ICTAG;
115 
 
116 
//
117 
// I/O
118 
//
119 
 
120 
//
121 
// Clock and reset
122 
//
123 
input                           clk;
124 
input                           rst;
125 
 
126 
`ifdef OR1200_BIST
127 
//
128 
// RAM BIST
129 
//
130 
input mbist_si_i;
131 
input [`OR1200_MBIST_CTRL_WIDTH - 1:0] mbist_ctrl_i;
132 
output mbist_so_o;
133 
`endif
134 
 
135 
//
136 
// Internal i/f
137 
//
138 
input   [aw-1:0]         addr;
139 
input                           en;
140 
input                           we;
141 
input   [dw-1:0]         datain;
142 
output                          tag_v;
143 
output  [dw-2:0]         tag;
144 
 
145 
`ifdef OR1200_NO_IC
146 
 
147 
//
148 
// Insn cache not implemented
149 
//
150 
assign tag = {dw-1{1'b0}};
151 
assign tag_v = 1'b0;
152 
`ifdef OR1200_BIST
153 
assign mbist_so_o = mbist_si_i;
154 
`endif
155 
 
156 
`else
157 
 
158 
`ifdef OR1200_RAM_MODELS_VIRTEX
159 
 
160 
//
161 
//      Non-generic FPGA model instantiations
162 
//
163 
 
164 
wire [19:0] doutb;
165 
assign tag = doutb[19:1];
166 
assign tag_v = doutb[0];
167 
 
168 
ic_tag_sub_cm4 ic_tag0 (
169 
                .clk_i_cml_1(clk_i_cml_1),
170 
                .clk_i_cml_2(clk_i_cml_2),
171 
                .clk_i_cml_3(clk_i_cml_3),
172 
                .cmls(cmls),
173 
        .clka(clk),
174 
        .ena(en),
175 
        .wea(we), // Bus [0 : 0]
176 
        .addra(addr), // Bus [7 : 0]
177 
        .dina(datain), // Bus [19 : 0]
178 
        .clkb(clk),
179 
        .addrb(addr),
180 
        .doutb(doutb)); // Bus [19 : 0]
181 
 
182 
`else
183 
 
184 
//
185 
// Instantiation of TAG RAM block
186 
//
187 
`ifdef OR1200_IC_1W_512B
188 
or1200_spram_32x24 ic_tag0(
189 
`endif
190 
`ifdef OR1200_IC_1W_4KB
191 
or1200_spram_256x21 ic_tag0(
192 
`endif
193 
`ifdef OR1200_IC_1W_8KB
194 
or1200_spram_512x20 ic_tag0(
195 
`endif
196 
`ifdef OR1200_BIST
197 
        // RAM BIST
198 
        .mbist_si_i(mbist_si_i),
199 
        .mbist_so_o(mbist_so_o),
200 
        .mbist_ctrl_i(mbist_ctrl_i),
201 
`endif
202 
        .clk(clk),
203 
        .rst(rst),
204 
        .ce(en),
205 
        .we(we),
206 
        .oe(1'b1),
207 
        .addr(addr),
208 
        .di(datain),
209 
        .doq({tag, tag_v})
210 
);
211 
`endif
212 
 
213 
`endif
214 
 
215 
endmodule
216 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.