Subversion Repositories or1200_hp

/*******************************************************************************

*     This file is owned and controlled by Xilinx and must be used             *

*     solely for design, simulation, implementation and creation of            *

*     design files limited to Xilinx devices or technologies. Use              *

*     with non-Xilinx devices or technologies is expressly prohibited          *

*     and immediately terminates your license.                                 *

*                                                                              *

*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"            *

*     SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                  *

*     XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION          *

*     AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION              *

*     OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS                *

*     IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                  *

*     AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE         *

*     FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY                 *

*     WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                  *

*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *

*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *

*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS          *

*     FOR A PARTICULAR PURPOSE.                                                *

*                                                                              *

*     Xilinx products are not intended for use in life support                 *

*     appliances, devices, or systems. Use in such applications are            *

*     expressly prohibited.                                                    *

*                                                                              *

*     (c) Copyright 1995-2009 Xilinx, Inc.                                     *

*     All rights reserved.                                                     *

*******************************************************************************/

// The synthesis directives "translate_off/translate_on" specified below are

// supported by Xilinx, Mentor Graphics and Synplicity synthesis

// tools. Ensure they are correct for your synthesis tool(s).

// You must compile the wrapper file rf_blk.v when simulating

// the core, rf_blk. When compiling the wrapper file, be sure to

// reference the XilinxCoreLib Verilog simulation library. For detailed

// instructions, please refer to the "CORE Generator Help".

`timescale 1ns/1ps

module rf_sub_cm4_24(

                clk_i_cml_3,

                cmls,

        a,

        d,

        dpra,

        clk,

        we,

        spo,

        dpo);

input clk_i_cml_3;

input [1:0] cmls;

reg [ 4 : 0 ] a_cml_3;

input [4 : 0] a;

input [31 : 0] d;

input [4 : 0] dpra;

input clk;

input we;

output [31 : 0] spo;

output [31 : 0] dpo;

rf_dist_cm4 rf_disti(

        .a({cmls, a_cml_3}),

        .d(d),

        .dpra({cmls, dpra}),

        .clk(clk),

        .we(we),

        .spo(spo),

        .dpo(dpo));

always @ (posedge clk_i_cml_3) begin

a_cml_3 <= a;

end

endmodule

module rf_sub_cm4_22(

                clk_i_cml_3,

                cmls,

        a,

        d,

        dpra,

        clk,

        we,

        spo,

        dpo);

input clk_i_cml_3;

input [1:0] cmls;

reg [ 4 : 0 ] a_cml_3;

input [4 : 0] a;

input [31 : 0] d;

input [4 : 0] dpra;

input clk;

input we;

output [31 : 0] spo;

output [31 : 0] dpo;

rf_dist_cm4 rf_disti(

        .a({cmls, a_cml_3}),

        .d(d),

        .dpra({cmls, dpra}),

        .clk(clk),

        .we(we),

        .spo(spo),

        .dpo(dpo));

always @ (posedge clk_i_cml_3) begin

a_cml_3 <= a;

end

endmodule

module rf_sub_cm4(

                cmls,

        a,

        d,

        dpra,

        clk,

        we,

        spo,

        dpo);

input [1:0] cmls;

input [4 : 0] a;

input [31 : 0] d;

input [4 : 0] dpra;

input clk;

input we;

output [31 : 0] spo;

output [31 : 0] dpo;

rf_dist_cm4 rf_disti(

        .a({cmls, a}),

        .d(d),

        .dpra({cmls, dpra}),

        .clk(clk),

        .we(we),

        .spo(spo),

        .dpo(dpo));

endmodule