OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [libs/] [or1200.cr.mti] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 qaztronic
C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dmmu_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dmmu_top.v
2
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
3
-- Compiling module or1200_dmmu_top
4
 
5
Top level modules:
6
        or1200_dmmu_top
7
 
8
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dpram_256x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dpram_256x32.v
9
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
10
-- Compiling module or1200_dpram_256x32
11
 
12
Top level modules:
13
        or1200_dpram_256x32
14
 
15
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_32x24.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_32x24.v
16
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
17
-- Compiling module or1200_spram_32x24
18
 
19
Top level modules:
20
        or1200_spram_32x24
21
 
22
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x8.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x8.v
23
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
24
-- Compiling module or1200_spram_2048x8
25
 
26
Top level modules:
27
        or1200_spram_2048x8
28
 
29
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x22.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x22.v
30
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
31
-- Compiling module or1200_spram_64x22
32
 
33
Top level modules:
34
        or1200_spram_64x22
35
 
36
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_iwb_biu.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_iwb_biu.v
37
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
38
-- Compiling module or1200_iwb_biu
39
 
40
Top level modules:
41
        or1200_iwb_biu
42
 
43
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dmmu_tlb.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dmmu_tlb.v
44
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
45
-- Compiling module or1200_dmmu_tlb
46
 
47
Top level modules:
48
        or1200_dmmu_tlb
49
 
50
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_lsu.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_lsu.v
51
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
52
-- Compiling module or1200_lsu
53
 
54
Top level modules:
55
        or1200_lsu
56
 
57
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dpram_32x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dpram_32x32.v
58
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
59
-- Compiling module or1200_dpram_32x32
60
 
61
Top level modules:
62
        or1200_dpram_32x32
63
 
64
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_top.v
65
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
66
-- Compiling module or1200_ic_top
67
 
68
Top level modules:
69
        or1200_ic_top
70
 
71
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x32.v
72
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
73
-- Compiling module or1200_spram_1024x32
74
 
75
Top level modules:
76
        or1200_spram_1024x32
77
 
78
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_reg2mem.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_reg2mem.v
79
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
80
-- Compiling module or1200_reg2mem
81
 
82
Top level modules:
83
        or1200_reg2mem
84
 
85
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_rf.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_rf.v
86
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
87
-- Compiling module or1200_rf
88
 
89
Top level modules:
90
        or1200_rf
91
 
92
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x14.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x14.v
93
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
94
-- Compiling module or1200_spram_64x14
95
 
96
Top level modules:
97
        or1200_spram_64x14
98
 
99
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_mult_mac.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_mult_mac.v
100
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
101
-- Compiling module or1200_mult_mac
102
 
103
Top level modules:
104
        or1200_mult_mac
105
 
106
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_fsm.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_fsm.v
107
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
108
-- Compiling module or1200_dc_fsm
109
 
110
Top level modules:
111
        or1200_dc_fsm
112
 
113
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x32.v
114
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
115
-- Compiling module or1200_spram_2048x32
116
 
117
Top level modules:
118
        or1200_spram_2048x32
119
 
120
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_pm.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_pm.v
121
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
122
-- Compiling module or1200_pm
123
 
124
Top level modules:
125
        or1200_pm
126
 
127
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_tag.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_tag.v
128
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
129
-- Compiling module or1200_ic_tag
130
 
131
Top level modules:
132
        or1200_ic_tag
133
 
134
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_cpu.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_cpu.v
135
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
136
-- Compiling module or1200_cpu
137
 
138
Top level modules:
139
        or1200_cpu
140
 
141
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_top.v
142
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
143
-- Compiling module or1200_top
144
 
145
Top level modules:
146
        or1200_top
147
 
148
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_rfram_generic.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_rfram_generic.v
149
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
150
-- Compiling module or1200_rfram_generic
151
 
152
Top level modules:
153
        or1200_rfram_generic
154
 
155
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_tpram_32x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_tpram_32x32.v
156
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
157
-- Compiling module or1200_tpram_32x32
158
 
159
Top level modules:
160
        or1200_tpram_32x32
161
 
162
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_ram.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_ram.v
163
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
164
-- Compiling module or1200_dc_ram
165
 
166
Top level modules:
167
        or1200_dc_ram
168
 
169
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_freeze.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_freeze.v
170
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
171
-- Compiling module or1200_freeze
172
 
173
Top level modules:
174
        or1200_freeze
175
 
176
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_gmultp2_32x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_gmultp2_32x32.v
177
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
178
-- Compiling module or1200_gmultp2_32x32
179
 
180
Top level modules:
181
        or1200_gmultp2_32x32
182
 
183
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_pic.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_pic.v
184
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
185
-- Compiling module or1200_pic
186
 
187
Top level modules:
188
        or1200_pic
189
 
190
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_genpc.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_genpc.v
191
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
192
-- Compiling module or1200_genpc
193
 
194
Top level modules:
195
        or1200_genpc
196
 
197
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sb.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sb.v
198
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
199
-- Compiling module or1200_sb
200
 
201
Top level modules:
202
        or1200_sb
203
 
204
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_wb_biu.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_wb_biu.v
205
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
206
-- Compiling module or1200_wb_biu
207
 
208
Top level modules:
209
        or1200_wb_biu
210
 
211
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sb_fifo.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sb_fifo.v
212
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
213
-- Compiling module or1200_sb_fifo
214
 
215
Top level modules:
216
        or1200_sb_fifo
217
 
218
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_xcv_ram32x8d.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_xcv_ram32x8d.v
219
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
220
 
221
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_qmem_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_qmem_top.v
222
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
223
-- Compiling module or1200_qmem_top
224
 
225
Top level modules:
226
        or1200_qmem_top
227
 
228
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x24.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_64x24.v
229
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
230
-- Compiling module or1200_spram_64x24
231
 
232
Top level modules:
233
        or1200_spram_64x24
234
 
235
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_operandmuxes.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_operandmuxes.v
236
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
237
-- Compiling module or1200_operandmuxes
238
 
239
Top level modules:
240
        or1200_operandmuxes
241
 
242
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x32_bw.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
243
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
244
-- Compiling module or1200_spram_2048x32_bw
245
 
246
Top level modules:
247
        or1200_spram_2048x32_bw
248
 
249
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_if.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_if.v
250
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
251
-- Compiling module or1200_if
252
 
253
Top level modules:
254
        or1200_if
255
 
256
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_mem2reg.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_mem2reg.v
257
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
258
-- Compiling module or1200_mem2reg
259
 
260
Top level modules:
261
        or1200_mem2reg
262
 
263
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_tt.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_tt.v
264
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
265
-- Compiling module or1200_tt
266
 
267
Top level modules:
268
        or1200_tt
269
 
270
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_top.v
271
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
272
-- Compiling module or1200_dc_top
273
 
274
Top level modules:
275
        or1200_dc_top
276
 
277
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_du.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_du.v
278
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
279
-- Compiling module or1200_du
280
 
281
Top level modules:
282
        or1200_du
283
 
284
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_fsm.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_fsm.v
285
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
286
-- Compiling module or1200_ic_fsm
287
 
288
Top level modules:
289
        or1200_ic_fsm
290
 
291
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_alu.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_alu.v
292
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
293
-- Compiling module or1200_alu
294
 
295
Top level modules:
296
        or1200_alu
297
 
298
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_immu_top.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_immu_top.v
299
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
300
-- Compiling module or1200_immu_top
301
 
302
Top level modules:
303
        or1200_immu_top
304
 
305
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_128x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_128x32.v
306
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
307
-- Compiling module or1200_spram_128x32
308
 
309
Top level modules:
310
        or1200_spram_128x32
311
 
312
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_512x20.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_512x20.v
313
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
314
-- Compiling module or1200_spram_512x20
315
 
316
Top level modules:
317
        or1200_spram_512x20
318
 
319
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ctrl.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ctrl.v
320
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
321
-- Compiling module or1200_ctrl
322
 
323
Top level modules:
324
        or1200_ctrl
325
 
326
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sprs.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_sprs.v
327
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
328
-- Compiling module or1200_sprs
329
 
330
Top level modules:
331
        or1200_sprs
332
 
333
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_immu_tlb.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_immu_tlb.v
334
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
335
-- Compiling module or1200_immu_tlb
336
 
337
Top level modules:
338
        or1200_immu_tlb
339
 
340
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x8.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x8.v
341
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
342
-- Compiling module or1200_spram_1024x8
343
 
344
Top level modules:
345
        or1200_spram_1024x8
346
 
347
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_tag.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_dc_tag.v
348
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
349
-- Compiling module or1200_dc_tag
350
 
351
Top level modules:
352
        or1200_dc_tag
353
 
354
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_cfgr.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_cfgr.v
355
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
356
-- Compiling module or1200_cfgr
357
 
358
Top level modules:
359
        or1200_cfgr
360
 
361
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_wbmux.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_wbmux.v
362
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
363
-- Compiling module or1200_wbmux
364
 
365
Top level modules:
366
        or1200_wbmux
367
 
368
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_ram.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_ic_ram.v
369
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
370
-- Compiling module or1200_ic_ram
371
 
372
Top level modules:
373
        or1200_ic_ram
374
 
375
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x32_bw.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_1024x32_bw.v
376
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
377
-- Compiling module or1200_spram_1024x32_bw
378
 
379
Top level modules:
380
        or1200_spram_1024x32_bw
381
 
382
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_amultp2_32x32.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_amultp2_32x32.v
383
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
384
 
385
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_except.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_except.v
386
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
387
-- Compiling module or1200_except
388
 
389
Top level modules:
390
        or1200_except
391
 
392
} {} {}} C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_256x21.v {1 {vlog -work or1200 +incdir+../src -nocovercells C:/qaz/_CVS_WORK/units/or1k/or1200/rtl/verilog/or1200_spram_256x21.v
393
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
394
-- Compiling module or1200_spram_256x21
395
 
396
Top level modules:
397
        or1200_spram_256x21
398
 
399
} {} {}}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.