OpenCores
URL https://opencores.org/ocsvn/or1200_soc/or1200_soc/trunk

Subversion Repositories or1200_soc

[/] [or1200_soc/] [trunk/] [boards/] [de1_board/] [libs/] [wb_size_bridge.cr.mti] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 21 qaztronic
C:/qaz/_CVS_WORK/units/wb_size_bridge/src/async_mem_if.v {1 {vlog -work wb_size_bridge -nocovercells C:/qaz/_CVS_WORK/units/wb_size_bridge/src/async_mem_if.v
2
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
3
-- Compiling module async_mem_if
4
 
5
Top level modules:
6
        async_mem_if
7
 
8
} {} {}} C:/qaz/_CVS_WORK/units/wb_size_bridge/src/asram_if.v {1 {vlog -work wb_size_bridge -nocovercells C:/qaz/_CVS_WORK/units/wb_size_bridge/src/asram_if.v
9
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
10
-- Compiling module asram_if
11
 
12
Top level modules:
13
        asram_if
14
 
15
} {} {}} C:/qaz/_CVS_WORK/units/wb_size_bridge/src/wb_size_bridge.v {1 {vlog -work wb_size_bridge -nocovercells C:/qaz/_CVS_WORK/units/wb_size_bridge/src/wb_size_bridge.v
16
Model Technology ModelSim ALTERA vlog 6.4a Compiler 2008.08 Oct 22 2008
17
-- Compiling module wb_size_bridge
18
 
19
Top level modules:
20
        wb_size_bridge
21
 
22
} {} {}}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.