OpenCores
URL https://opencores.org/ocsvn/or1200gct/or1200gct/trunk

Subversion Repositories or1200gct

[/] [or1200gct/] [trunk/] [or1200_config.v] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 jcastillo
`define OR1200_GENERIC
2 2 jcastillo
`define OR1200_GENERIC_MULTP2_32X32
3 4 jcastillo
`define OR1200_RFRAM_GENERIC
4 2 jcastillo
`define OR1200_REGISTERED_OUTPUTS
5
`define OR1200_WB_CAB
6
`define OR1200_CASE_DEFAULT
7
`define OR1200_IMPL_MEM2REG1
8 6 jcastillo
`define OR1200_SR_EPH_DEF 1'b1
9 2 jcastillo
`define OR1200_IMPL_CY
10
`define OR1200_MULT_IMPLEMENTED
11
`define OR1200_PM_READREGS
12
`define OR1200_PM_UNUSED_ZERO
13
`define OR1200_PM_PARTIAL_DECODING
14
`define OR1200_DU_READREGS
15
`define OR1200_DU_UNUSED_ZERO
16
`define OR1200_DU_STATUS_UNIMPLEMENTED
17
`define OR1200_PIC_IMPLEMENTED
18
`define OR1200_PIC_READREGS
19
`define OR1200_PIC_UNUSED_ZERO
20
`define OR1200_PIC_PICMR
21
`define OR1200_PIC_PICSR
22
`define OR1200_PIC_INTS 20
23
`define OR1200_TT_IMPLEMENTED
24
`define OR1200_TT_TTMR
25
`define OR1200_TT_TTSR
26
`define OR1200_TT_READREGS
27 4 jcastillo
`define OR1200_NO_IC
28 2 jcastillo
`define OR1200_IC_1W_8KB
29
`define OR1200_ICLS 4
30 4 jcastillo
`define OR1200_NO_DC
31 2 jcastillo
`define OR1200_DC_1W_8KB
32
`define OR1200_DCLS 4
33
`define OR1200_SB_ENTRIES 4
34
`define OR1200_SB_LOG 2
35 4 jcastillo
`define OR1200_NO_IMMU
36
`define OR1200_NO_DMMU
37 2 jcastillo
`define OR1200_MAC_SPR_WE
38
`define OR1200_CFGR_IMPLEMENTED
39
`define OR1200_SYS_FULL_DECODE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.