OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [MyUserLogic/] [synopsis] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 barabba 
{
2 
  'attributes' => {
3 
    'clkWrapper' => 'PCIe_UserLogic_00',
4 
    'coregen_part_family' => 'virtex6',
5 
    'design' => 'PCIe_UserLogic_00',
6 
    'design_full_path' => 'C:\\Temp\\Xilinx PCI Express\\pcie-v6-ml605_ISE12_OpenCores\\MySysGen\\PCIe_UserLogic_00.mdl',
7 
    'device' => 'xc6vlx240t-3ff784',
8 
    'device_speed' => -3,
9 
    'entityNamingInstrs' => {
10 
      'namesAlreadyUsed' => {
11 
        'PCIe_UserLogic_00' => 1,
12 
      },
13 
    },
14 
    'fileAttributes' => {
15 
    },
16 
    'files' => [
17 
      'PCIe_UserLogic_00',
18 
      'inout_logic_cw.ngc',
19 
      'user_logic_cw.ngc',
20 
      'PCIe_UserLogic_00.vhd',
21 
      'PCIe_UserLogic_00.xise',
22 
      'PCIe_UserLogic_00.gise',
23 
      'PCIe_UserLogic_00.sgp',
24 
    ],
25 
    'hdlDir' => 'C:/Programmi/Xilinx/12.3/ISE_DS/ISE/sysgen/hdl',
26 
    'hdlKind' => 'vhdl',
27 
    'matlabJavaDirectory' => undef,
28 
    'ncfFile' => 'PCIe_UserLogic_00.ncf',
29 
    'omitIobs' => 0,
30 
    'partFamily' => 'virtex6',
31 
    'sdcFile' => 'PCIe_UserLogic_00.sdc',
32 
    'synthesisTool' => 'XST',
33 
    'sysgen' => 'C:/Programmi/Xilinx/12.3/ISE_DS/ISE/sysgen',
34 
    'systemClockPeriod' => 100,
35 
    'xcfFile' => 'PCIe_UserLogic_00.xcf',
36 
    'xilinx' => 'C:/Programmi/Xilinx/12.3/ISE_DS/ISE',
37 
    'xilinx_package' => 'ff784',
38 
    'xilinx_part' => 'xc6vlx240t',
39 
    'xilinxfamily' => 'virtex6',
40 
  },
41 
  'entityName' => '',
42 
  'subblocks' => {
43 
    '' => {
44 
      'connections' => {
45 
      },
46 
      'entity' => {
47 
        'attributes' => {
48 
          'hdlArchAttributes' => [
49 
          ],
50 
          'hdlEntityAttributes' => [
51 
          ],
52 
        },
53 
        'connections' => {
54 
          'bram_rd_addr' => 'x_x63',
55 
          'bram_rd_dout' => 'x_x64',
56 
          'bram_wr_addr' => 'x_x65',
57 
          'bram_wr_din' => 'x_x66',
58 
          'bram_wr_en' => 'x_x67',
59 
          'debug_in_1i' => 'x_x1',
60 
          'debug_in_2i' => 'x_x2',
61 
          'debug_in_3i' => 'x_x3',
62 
          'debug_in_4i' => 'x_x4',
63 
          'dma_host2board_busy' => 'x_x5',
64 
          'dma_host2board_done' => 'x_x6',
65 
          'fifo_rd_count' => 'x_x70',
66 
          'fifo_rd_dout' => 'x_x71',
67 
          'fifo_rd_empty' => 'x_x72',
68 
          'fifo_rd_en' => 'x_x73',
69 
          'fifo_rd_pempty' => 'x_x74',
70 
          'fifo_rd_valid' => 'x_x75',
71 
          'fifo_wr_count' => 'x_x76',
72 
          'fifo_wr_din' => 'x_x77',
73 
          'fifo_wr_en' => 'x_x78',
74 
          'fifo_wr_full' => 'x_x79',
75 
          'fifo_wr_pfull' => 'x_x80',
76 
          'inout_logic_cw_ce' => 'x',
77 
          'inout_logic_cw_clk' => 'x_x0',
78 
          'reg01_rd' => 'x_x7',
79 
          'reg01_rv' => 'x_x8',
80 
          'reg01_td' => 'x_x9',
81 
          'reg01_tv' => 'x_x10',
82 
          'reg02_rd' => 'x_x11',
83 
          'reg02_rv' => 'x_x12',
84 
          'reg02_td' => 'x_x13',
85 
          'reg02_tv' => 'x_x14',
86 
          'reg03_rd' => 'x_x15',
87 
          'reg03_rv' => 'x_x16',
88 
          'reg03_td' => 'x_x17',
89 
          'reg03_tv' => 'x_x18',
90 
          'reg04_rd' => 'x_x19',
91 
          'reg04_rv' => 'x_x20',
92 
          'reg04_td' => 'x_x21',
93 
          'reg04_tv' => 'x_x22',
94 
          'reg05_rd' => 'x_x23',
95 
          'reg05_rv' => 'x_x24',
96 
          'reg05_td' => 'x_x25',
97 
          'reg05_tv' => 'x_x26',
98 
          'reg06_rd' => 'x_x27',
99 
          'reg06_rv' => 'x_x28',
100 
          'reg06_td' => 'x_x29',
101 
          'reg06_tv' => 'x_x30',
102 
          'reg07_rd' => 'x_x31',
103 
          'reg07_rv' => 'x_x32',
104 
          'reg07_td' => 'x_x33',
105 
          'reg07_tv' => 'x_x34',
106 
          'reg08_rd' => 'x_x35',
107 
          'reg08_rv' => 'x_x36',
108 
          'reg08_td' => 'x_x37',
109 
          'reg08_tv' => 'x_x38',
110 
          'reg09_rd' => 'x_x39',
111 
          'reg09_rv' => 'x_x40',
112 
          'reg09_td' => 'x_x41',
113 
          'reg09_tv' => 'x_x42',
114 
          'reg10_rd' => 'x_x43',
115 
          'reg10_rv' => 'x_x44',
116 
          'reg10_td' => 'x_x45',
117 
          'reg10_tv' => 'x_x46',
118 
          'reg11_rd' => 'x_x47',
119 
          'reg11_rv' => 'x_x48',
120 
          'reg11_td' => 'x_x49',
121 
          'reg11_tv' => 'x_x50',
122 
          'reg12_rd' => 'x_x51',
123 
          'reg12_rv' => 'x_x52',
124 
          'reg12_td' => 'x_x53',
125 
          'reg12_tv' => 'x_x54',
126 
          'reg13_rd' => 'x_x55',
127 
          'reg13_rv' => 'x_x56',
128 
          'reg13_td' => 'x_x57',
129 
          'reg13_tv' => 'x_x58',
130 
          'reg14_rd' => 'x_x59',
131 
          'reg14_rv' => 'x_x60',
132 
          'reg14_td' => 'x_x61',
133 
          'reg14_tv' => 'x_x62',
134 
          'rst_i' => 'x_x81',
135 
          'rst_o' => 'x_x82',
136 
          'user_int_1o' => 'x_x83',
137 
          'user_int_2o' => 'x_x84',
138 
          'user_int_3o' => 'x_x85',
139 
          'user_logic_cw_ce' => 'x_x68',
140 
          'user_logic_cw_clk' => 'x_x69',
141 
        },
142 
        'entityName' => 'PCIe_UserLogic_00',
143 
        'nets' => {
144 
          'DMA_Host2Board_Busy_reg_ce' => {
145 
            'attributes' => {
146 
              'hdlNetAttributes' => [
147 
              ],
148 
            },
149 
            'hdlType' => 'std_logic',
150 
            'width' => 1,
151 
          },
152 
          'DMA_Host2Board_Done_reg_ce' => {
153 
            'attributes' => {
154 
              'hdlNetAttributes' => [
155 
              ],
156 
            },
157 
            'hdlType' => 'std_logic',
158 
            'width' => 1,
159 
          },
160 
          'clk' => {
161 
            'attributes' => {
162 
              'hdlNetAttributes' => [
163 
              ],
164 
            },
165 
            'hdlType' => 'std_logic',
166 
            'width' => 1,
167 
          },
168 
          'clk_x0' => {
169 
            'attributes' => {
170 
              'hdlNetAttributes' => [
171 
              ],
172 
            },
173 
            'hdlType' => 'std_logic',
174 
            'width' => 1,
175 
          },
176 
          'debug1i_reg_ce' => {
177 
            'attributes' => {
178 
              'hdlNetAttributes' => [
179 
              ],
180 
            },
181 
            'hdlType' => 'std_logic',
182 
            'width' => 1,
183 
          },
184 
          'debug2i_reg_ce' => {
185 
            'attributes' => {
186 
              'hdlNetAttributes' => [
187 
              ],
188 
            },
189 
            'hdlType' => 'std_logic',
190 
            'width' => 1,
191 
          },
192 
          'debug3i_reg_ce' => {
193 
            'attributes' => {
194 
              'hdlNetAttributes' => [
195 
              ],
196 
            },
197 
            'hdlType' => 'std_logic',
198 
            'width' => 1,
199 
          },
200 
          'debug4i_reg_ce' => {
201 
            'attributes' => {
202 
              'hdlNetAttributes' => [
203 
              ],
204 
            },
205 
            'hdlType' => 'std_logic',
206 
            'width' => 1,
207 
          },
208 
          'from_register10_data_out' => {
209 
            'attributes' => {
210 
              'hdlNetAttributes' => [
211 
              ],
212 
            },
213 
            'hdlType' => 'std_logic_vector(31 downto 0)',
214 
            'width' => 32,
215 
          },
216 
          'from_register10_data_out_x0' => {
217 
            'attributes' => {
218 
              'hdlNetAttributes' => [
219 
              ],
220 
            },
221 
            'hdlType' => 'std_logic',
222 
            'width' => 1,
223 
          },
224 
          'from_register11_data_out' => {
225 
            'attributes' => {
226 
              'hdlNetAttributes' => [
227 
              ],
228 
            },
229 
            'hdlType' => 'std_logic_vector(31 downto 0)',
230 
            'width' => 32,
231 
          },
232 
          'from_register11_data_out_x0' => {
233 
            'attributes' => {
234 
              'hdlNetAttributes' => [
235 
              ],
236 
            },
237 
            'hdlType' => 'std_logic_vector(31 downto 0)',
238 
            'width' => 32,
239 
          },
240 
          'from_register12_data_out' => {
241 
            'attributes' => {
242 
              'hdlNetAttributes' => [
243 
              ],
244 
            },
245 
            'hdlType' => 'std_logic',
246 
            'width' => 1,
247 
          },
248 
          'from_register12_data_out_x0' => {
249 
            'attributes' => {
250 
              'hdlNetAttributes' => [
251 
              ],
252 
            },
253 
            'hdlType' => 'std_logic',
254 
            'width' => 1,
255 
          },
256 
          'from_register13_data_out' => {
257 
            'attributes' => {
258 
              'hdlNetAttributes' => [
259 
              ],
260 
            },
261 
            'hdlType' => 'std_logic_vector(31 downto 0)',
262 
            'width' => 32,
263 
          },
264 
          'from_register13_data_out_x0' => {
265 
            'attributes' => {
266 
              'hdlNetAttributes' => [
267 
              ],
268 
            },
269 
            'hdlType' => 'std_logic_vector(31 downto 0)',
270 
            'width' => 32,
271 
          },
272 
          'from_register14_data_out' => {
273 
            'attributes' => {
274 
              'hdlNetAttributes' => [
275 
              ],
276 
            },
277 
            'hdlType' => 'std_logic',
278 
            'width' => 1,
279 
          },
280 
          'from_register14_data_out_x0' => {
281 
            'attributes' => {
282 
              'hdlNetAttributes' => [
283 
              ],
284 
            },
285 
            'hdlType' => 'std_logic',
286 
            'width' => 1,
287 
          },
288 
          'from_register15_data_out' => {
289 
            'attributes' => {
290 
              'hdlNetAttributes' => [
291 
              ],
292 
            },
293 
            'hdlType' => 'std_logic_vector(31 downto 0)',
294 
            'width' => 32,
295 
          },
296 
          'from_register15_data_out_x0' => {
297 
            'attributes' => {
298 
              'hdlNetAttributes' => [
299 
              ],
300 
            },
301 
            'hdlType' => 'std_logic',
302 
            'width' => 1,
303 
          },
304 
          'from_register16_data_out' => {
305 
            'attributes' => {
306 
              'hdlNetAttributes' => [
307 
              ],
308 
            },
309 
            'hdlType' => 'std_logic',
310 
            'width' => 1,
311 
          },
312 
          'from_register16_data_out_x0' => {
313 
            'attributes' => {
314 
              'hdlNetAttributes' => [
315 
              ],
316 
            },
317 
            'hdlType' => 'std_logic',
318 
            'width' => 1,
319 
          },
320 
          'from_register17_data_out' => {
321 
            'attributes' => {
322 
              'hdlNetAttributes' => [
323 
              ],
324 
            },
325 
            'hdlType' => 'std_logic_vector(31 downto 0)',
326 
            'width' => 32,
327 
          },
328 
          'from_register17_data_out_x0' => {
329 
            'attributes' => {
330 
              'hdlNetAttributes' => [
331 
              ],
332 
            },
333 
            'hdlType' => 'std_logic_vector(31 downto 0)',
334 
            'width' => 32,
335 
          },
336 
          'from_register18_data_out' => {
337 
            'attributes' => {
338 
              'hdlNetAttributes' => [
339 
              ],
340 
            },
341 
            'hdlType' => 'std_logic',
342 
            'width' => 1,
343 
          },
344 
          'from_register18_data_out_x0' => {
345 
            'attributes' => {
346 
              'hdlNetAttributes' => [
347 
              ],
348 
            },
349 
            'hdlType' => 'std_logic',
350 
            'width' => 1,
351 
          },
352 
          'from_register19_data_out' => {
353 
            'attributes' => {
354 
              'hdlNetAttributes' => [
355 
              ],
356 
            },
357 
            'hdlType' => 'std_logic_vector(31 downto 0)',
358 
            'width' => 32,
359 
          },
360 
          'from_register19_data_out_x0' => {
361 
            'attributes' => {
362 
              'hdlNetAttributes' => [
363 
              ],
364 
            },
365 
            'hdlType' => 'std_logic_vector(31 downto 0)',
366 
            'width' => 32,
367 
          },
368 
          'from_register1_data_out' => {
369 
            'attributes' => {
370 
              'hdlNetAttributes' => [
371 
              ],
372 
            },
373 
            'hdlType' => 'std_logic',
374 
            'width' => 1,
375 
          },
376 
          'from_register1_data_out_x0' => {
377 
            'attributes' => {
378 
              'hdlNetAttributes' => [
379 
              ],
380 
            },
381 
            'hdlType' => 'std_logic_vector(31 downto 0)',
382 
            'width' => 32,
383 
          },
384 
          'from_register20_data_out' => {
385 
            'attributes' => {
386 
              'hdlNetAttributes' => [
387 
              ],
388 
            },
389 
            'hdlType' => 'std_logic',
390 
            'width' => 1,
391 
          },
392 
          'from_register20_data_out_x0' => {
393 
            'attributes' => {
394 
              'hdlNetAttributes' => [
395 
              ],
396 
            },
397 
            'hdlType' => 'std_logic_vector(31 downto 0)',
398 
            'width' => 32,
399 
          },
400 
          'from_register21_data_out' => {
401 
            'attributes' => {
402 
              'hdlNetAttributes' => [
403 
              ],
404 
            },
405 
            'hdlType' => 'std_logic_vector(31 downto 0)',
406 
            'width' => 32,
407 
          },
408 
          'from_register21_data_out_x0' => {
409 
            'attributes' => {
410 
              'hdlNetAttributes' => [
411 
              ],
412 
            },
413 
            'hdlType' => 'std_logic',
414 
            'width' => 1,
415 
          },
416 
          'from_register22_data_out' => {
417 
            'attributes' => {
418 
              'hdlNetAttributes' => [
419 
              ],
420 
            },
421 
            'hdlType' => 'std_logic',
422 
            'width' => 1,
423 
          },
424 
          'from_register22_data_out_x0' => {
425 
            'attributes' => {
426 
              'hdlNetAttributes' => [
427 
              ],
428 
            },
429 
            'hdlType' => 'std_logic_vector(31 downto 0)',
430 
            'width' => 32,
431 
          },
432 
          'from_register23_data_out' => {
433 
            'attributes' => {
434 
              'hdlNetAttributes' => [
435 
              ],
436 
            },
437 
            'hdlType' => 'std_logic_vector(31 downto 0)',
438 
            'width' => 32,
439 
          },
440 
          'from_register23_data_out_x0' => {
441 
            'attributes' => {
442 
              'hdlNetAttributes' => [
443 
              ],
444 
            },
445 
            'hdlType' => 'std_logic',
446 
            'width' => 1,
447 
          },
448 
          'from_register24_data_out' => {
449 
            'attributes' => {
450 
              'hdlNetAttributes' => [
451 
              ],
452 
            },
453 
            'hdlType' => 'std_logic',
454 
            'width' => 1,
455 
          },
456 
          'from_register24_data_out_x0' => {
457 
            'attributes' => {
458 
              'hdlNetAttributes' => [
459 
              ],
460 
            },
461 
            'hdlType' => 'std_logic_vector(31 downto 0)',
462 
            'width' => 32,
463 
          },
464 
          'from_register25_data_out' => {
465 
            'attributes' => {
466 
              'hdlNetAttributes' => [
467 
              ],
468 
            },
469 
            'hdlType' => 'std_logic_vector(31 downto 0)',
470 
            'width' => 32,
471 
          },
472 
          'from_register25_data_out_x0' => {
473 
            'attributes' => {
474 
              'hdlNetAttributes' => [
475 
              ],
476 
            },
477 
            'hdlType' => 'std_logic',
478 
            'width' => 1,
479 
          },
480 
          'from_register26_data_out' => {
481 
            'attributes' => {
482 
              'hdlNetAttributes' => [
483 
              ],
484 
            },
485 
            'hdlType' => 'std_logic',
486 
            'width' => 1,
487 
          },
488 
          'from_register26_data_out_x0' => {
489 
            'attributes' => {
490 
              'hdlNetAttributes' => [
491 
              ],
492 
            },
493 
            'hdlType' => 'std_logic_vector(31 downto 0)',
494 
            'width' => 32,
495 
          },
496 
          'from_register27_data_out' => {
497 
            'attributes' => {
498 
              'hdlNetAttributes' => [
499 
              ],
500 
            },
501 
            'hdlType' => 'std_logic_vector(31 downto 0)',
502 
            'width' => 32,
503 
          },
504 
          'from_register27_data_out_x0' => {
505 
            'attributes' => {
506 
              'hdlNetAttributes' => [
507 
              ],
508 
            },
509 
            'hdlType' => 'std_logic',
510 
            'width' => 1,
511 
          },
512 
          'from_register28_data_out' => {
513 
            'attributes' => {
514 
              'hdlNetAttributes' => [
515 
              ],
516 
            },
517 
            'hdlType' => 'std_logic',
518 
            'width' => 1,
519 
          },
520 
          'from_register28_data_out_x0' => {
521 
            'attributes' => {
522 
              'hdlNetAttributes' => [
523 
              ],
524 
            },
525 
            'hdlType' => 'std_logic_vector(31 downto 0)',
526 
            'width' => 32,
527 
          },
528 
          'from_register29_data_out' => {
529 
            'attributes' => {
530 
              'hdlNetAttributes' => [
531 
              ],
532 
            },
533 
            'hdlType' => 'std_logic',
534 
            'width' => 1,
535 
          },
536 
          'from_register2_data_out' => {
537 
            'attributes' => {
538 
              'hdlNetAttributes' => [
539 
              ],
540 
            },
541 
            'hdlType' => 'std_logic',
542 
            'width' => 1,
543 
          },
544 
          'from_register2_data_out_x0' => {
545 
            'attributes' => {
546 
              'hdlNetAttributes' => [
547 
              ],
548 
            },
549 
            'hdlType' => 'std_logic_vector(31 downto 0)',
550 
            'width' => 32,
551 
          },
552 
          'from_register30_data_out' => {
553 
            'attributes' => {
554 
              'hdlNetAttributes' => [
555 
              ],
556 
            },
557 
            'hdlType' => 'std_logic_vector(31 downto 0)',
558 
            'width' => 32,
559 
          },
560 
          'from_register31_data_out' => {
561 
            'attributes' => {
562 
              'hdlNetAttributes' => [
563 
              ],
564 
            },
565 
            'hdlType' => 'std_logic',
566 
            'width' => 1,
567 
          },
568 
          'from_register32_data_out' => {
569 
            'attributes' => {
570 
              'hdlNetAttributes' => [
571 
              ],
572 
            },
573 
            'hdlType' => 'std_logic_vector(31 downto 0)',
574 
            'width' => 32,
575 
          },
576 
          'from_register33_data_out' => {
577 
            'attributes' => {
578 
              'hdlNetAttributes' => [
579 
              ],
580 
            },
581 
            'hdlType' => 'std_logic',
582 
            'width' => 1,
583 
          },
584 
          'from_register3_data_out' => {
585 
            'attributes' => {
586 
              'hdlNetAttributes' => [
587 
              ],
588 
            },
589 
            'hdlType' => 'std_logic_vector(31 downto 0)',
590 
            'width' => 32,
591 
          },
592 
          'from_register3_data_out_x0' => {
593 
            'attributes' => {
594 
              'hdlNetAttributes' => [
595 
              ],
596 
            },
597 
            'hdlType' => 'std_logic_vector(31 downto 0)',
598 
            'width' => 32,
599 
          },
600 
          'from_register4_data_out' => {
601 
            'attributes' => {
602 
              'hdlNetAttributes' => [
603 
              ],
604 
            },
605 
            'hdlType' => 'std_logic',
606 
            'width' => 1,
607 
          },
608 
          'from_register4_data_out_x0' => {
609 
            'attributes' => {
610 
              'hdlNetAttributes' => [
611 
              ],
612 
            },
613 
            'hdlType' => 'std_logic',
614 
            'width' => 1,
615 
          },
616 
          'from_register5_data_out' => {
617 
            'attributes' => {
618 
              'hdlNetAttributes' => [
619 
              ],
620 
            },
621 
            'hdlType' => 'std_logic_vector(31 downto 0)',
622 
            'width' => 32,
623 
          },
624 
          'from_register5_data_out_x0' => {
625 
            'attributes' => {
626 
              'hdlNetAttributes' => [
627 
              ],
628 
            },
629 
            'hdlType' => 'std_logic_vector(31 downto 0)',
630 
            'width' => 32,
631 
          },
632 
          'from_register6_data_out' => {
633 
            'attributes' => {
634 
              'hdlNetAttributes' => [
635 
              ],
636 
            },
637 
            'hdlType' => 'std_logic',
638 
            'width' => 1,
639 
          },
640 
          'from_register6_data_out_x0' => {
641 
            'attributes' => {
642 
              'hdlNetAttributes' => [
643 
              ],
644 
            },
645 
            'hdlType' => 'std_logic',
646 
            'width' => 1,
647 
          },
648 
          'from_register7_data_out' => {
649 
            'attributes' => {
650 
              'hdlNetAttributes' => [
651 
              ],
652 
            },
653 
            'hdlType' => 'std_logic_vector(31 downto 0)',
654 
            'width' => 32,
655 
          },
656 
          'from_register7_data_out_x0' => {
657 
            'attributes' => {
658 
              'hdlNetAttributes' => [
659 
              ],
660 
            },
661 
            'hdlType' => 'std_logic_vector(31 downto 0)',
662 
            'width' => 32,
663 
          },
664 
          'from_register8_data_out' => {
665 
            'attributes' => {
666 
              'hdlNetAttributes' => [
667 
              ],
668 
            },
669 
            'hdlType' => 'std_logic_vector(31 downto 0)',
670 
            'width' => 32,
671 
          },
672 
          'from_register8_data_out_x0' => {
673 
            'attributes' => {
674 
              'hdlNetAttributes' => [
675 
              ],
676 
            },
677 
            'hdlType' => 'std_logic',
678 
            'width' => 1,
679 
          },
680 
          'from_register9_data_out' => {
681 
            'attributes' => {
682 
              'hdlNetAttributes' => [
683 
              ],
684 
            },
685 
            'hdlType' => 'std_logic',
686 
            'width' => 1,
687 
          },
688 
          'from_register9_data_out_x0' => {
689 
            'attributes' => {
690 
              'hdlNetAttributes' => [
691 
              ],
692 
            },
693 
            'hdlType' => 'std_logic_vector(31 downto 0)',
694 
            'width' => 32,
695 
          },
696 
          'from_register_data_out' => {
697 
            'attributes' => {
698 
              'hdlNetAttributes' => [
699 
              ],
700 
            },
701 
            'hdlType' => 'std_logic_vector(31 downto 0)',
702 
            'width' => 32,
703 
          },
704 
          'register01rd_reg_ce' => {
705 
            'attributes' => {
706 
              'hdlNetAttributes' => [
707 
              ],
708 
            },
709 
            'hdlType' => 'std_logic',
710 
            'width' => 1,
711 
          },
712 
          'register01rv_reg_ce' => {
713 
            'attributes' => {
714 
              'hdlNetAttributes' => [
715 
              ],
716 
            },
717 
            'hdlType' => 'std_logic',
718 
            'width' => 1,
719 
          },
720 
          'register01td_reg_ce' => {
721 
            'attributes' => {
722 
              'hdlNetAttributes' => [
723 
              ],
724 
            },
725 
            'hdlType' => 'std_logic',
726 
            'width' => 1,
727 
          },
728 
          'register01tv_reg_ce' => {
729 
            'attributes' => {
730 
              'hdlNetAttributes' => [
731 
              ],
732 
            },
733 
            'hdlType' => 'std_logic',
734 
            'width' => 1,
735 
          },
736 
          'register02rd_reg_ce' => {
737 
            'attributes' => {
738 
              'hdlNetAttributes' => [
739 
              ],
740 
            },
741 
            'hdlType' => 'std_logic',
742 
            'width' => 1,
743 
          },
744 
          'register02rv_reg_ce' => {
745 
            'attributes' => {
746 
              'hdlNetAttributes' => [
747 
              ],
748 
            },
749 
            'hdlType' => 'std_logic',
750 
            'width' => 1,
751 
          },
752 
          'register02td_reg_ce' => {
753 
            'attributes' => {
754 
              'hdlNetAttributes' => [
755 
              ],
756 
            },
757 
            'hdlType' => 'std_logic',
758 
            'width' => 1,
759 
          },
760 
          'register02tv_reg_ce' => {
761 
            'attributes' => {
762 
              'hdlNetAttributes' => [
763 
              ],
764 
            },
765 
            'hdlType' => 'std_logic',
766 
            'width' => 1,
767 
          },
768 
          'register03rd_reg_ce' => {
769 
            'attributes' => {
770 
              'hdlNetAttributes' => [
771 
              ],
772 
            },
773 
            'hdlType' => 'std_logic',
774 
            'width' => 1,
775 
          },
776 
          'register03rv_reg_ce' => {
777 
            'attributes' => {
778 
              'hdlNetAttributes' => [
779 
              ],
780 
            },
781 
            'hdlType' => 'std_logic',
782 
            'width' => 1,
783 
          },
784 
          'register03td_reg_ce' => {
785 
            'attributes' => {
786 
              'hdlNetAttributes' => [
787 
              ],
788 
            },
789 
            'hdlType' => 'std_logic',
790 
            'width' => 1,
791 
          },
792 
          'register03tv_reg_ce' => {
793 
            'attributes' => {
794 
              'hdlNetAttributes' => [
795 
              ],
796 
            },
797 
            'hdlType' => 'std_logic',
798 
            'width' => 1,
799 
          },
800 
          'register04rd_reg_ce' => {
801 
            'attributes' => {
802 
              'hdlNetAttributes' => [
803 
              ],
804 
            },
805 
            'hdlType' => 'std_logic',
806 
            'width' => 1,
807 
          },
808 
          'register04rv_reg_ce' => {
809 
            'attributes' => {
810 
              'hdlNetAttributes' => [
811 
              ],
812 
            },
813 
            'hdlType' => 'std_logic',
814 
            'width' => 1,
815 
          },
816 
          'register04td_reg_ce' => {
817 
            'attributes' => {
818 
              'hdlNetAttributes' => [
819 
              ],
820 
            },
821 
            'hdlType' => 'std_logic',
822 
            'width' => 1,
823 
          },
824 
          'register04tv_reg_ce' => {
825 
            'attributes' => {
826 
              'hdlNetAttributes' => [
827 
              ],
828 
            },
829 
            'hdlType' => 'std_logic',
830 
            'width' => 1,
831 
          },
832 
          'register05rd_reg_ce' => {
833 
            'attributes' => {
834 
              'hdlNetAttributes' => [
835 
              ],
836 
            },
837 
            'hdlType' => 'std_logic',
838 
            'width' => 1,
839 
          },
840 
          'register05rv_reg_ce' => {
841 
            'attributes' => {
842 
              'hdlNetAttributes' => [
843 
              ],
844 
            },
845 
            'hdlType' => 'std_logic',
846 
            'width' => 1,
847 
          },
848 
          'register05td_reg_ce' => {
849 
            'attributes' => {
850 
              'hdlNetAttributes' => [
851 
              ],
852 
            },
853 
            'hdlType' => 'std_logic',
854 
            'width' => 1,
855 
          },
856 
          'register05tv_reg_ce' => {
857 
            'attributes' => {
858 
              'hdlNetAttributes' => [
859 
              ],
860 
            },
861 
            'hdlType' => 'std_logic',
862 
            'width' => 1,
863 
          },
864 
          'register06rd_reg_ce' => {
865 
            'attributes' => {
866 
              'hdlNetAttributes' => [
867 
              ],
868 
            },
869 
            'hdlType' => 'std_logic',
870 
            'width' => 1,
871 
          },
872 
          'register06rv_reg_ce' => {
873 
            'attributes' => {
874 
              'hdlNetAttributes' => [
875 
              ],
876 
            },
877 
            'hdlType' => 'std_logic',
878 
            'width' => 1,
879 
          },
880 
          'register06td_reg_ce' => {
881 
            'attributes' => {
882 
              'hdlNetAttributes' => [
883 
              ],
884 
            },
885 
            'hdlType' => 'std_logic',
886 
            'width' => 1,
887 
          },
888 
          'register06tv_reg_ce' => {
889 
            'attributes' => {
890 
              'hdlNetAttributes' => [
891 
              ],
892 
            },
893 
            'hdlType' => 'std_logic',
894 
            'width' => 1,
895 
          },
896 
          'register07rd_reg_ce' => {
897 
            'attributes' => {
898 
              'hdlNetAttributes' => [
899 
              ],
900 
            },
901 
            'hdlType' => 'std_logic',
902 
            'width' => 1,
903 
          },
904 
          'register07rv_reg_ce' => {
905 
            'attributes' => {
906 
              'hdlNetAttributes' => [
907 
              ],
908 
            },
909 
            'hdlType' => 'std_logic',
910 
            'width' => 1,
911 
          },
912 
          'register07td_reg_ce' => {
913 
            'attributes' => {
914 
              'hdlNetAttributes' => [
915 
              ],
916 
            },
917 
            'hdlType' => 'std_logic',
918 
            'width' => 1,
919 
          },
920 
          'register07tv_reg_ce' => {
921 
            'attributes' => {
922 
              'hdlNetAttributes' => [
923 
              ],
924 
            },
925 
            'hdlType' => 'std_logic',
926 
            'width' => 1,
927 
          },
928 
          'register08rd_reg_ce' => {
929 
            'attributes' => {
930 
              'hdlNetAttributes' => [
931 
              ],
932 
            },
933 
            'hdlType' => 'std_logic',
934 
            'width' => 1,
935 
          },
936 
          'register08rv_reg_ce' => {
937 
            'attributes' => {
938 
              'hdlNetAttributes' => [
939 
              ],
940 
            },
941 
            'hdlType' => 'std_logic',
942 
            'width' => 1,
943 
          },
944 
          'register08td_reg_ce' => {
945 
            'attributes' => {
946 
              'hdlNetAttributes' => [
947 
              ],
948 
            },
949 
            'hdlType' => 'std_logic',
950 
            'width' => 1,
951 
          },
952 
          'register08tv_reg_ce' => {
953 
            'attributes' => {
954 
              'hdlNetAttributes' => [
955 
              ],
956 
            },
957 
            'hdlType' => 'std_logic',
958 
            'width' => 1,
959 
          },
960 
          'register09rd_reg_ce' => {
961 
            'attributes' => {
962 
              'hdlNetAttributes' => [
963 
              ],
964 
            },
965 
            'hdlType' => 'std_logic',
966 
            'width' => 1,
967 
          },
968 
          'register09rv_reg_ce' => {
969 
            'attributes' => {
970 
              'hdlNetAttributes' => [
971 
              ],
972 
            },
973 
            'hdlType' => 'std_logic',
974 
            'width' => 1,
975 
          },
976 
          'register09td_reg_ce' => {
977 
            'attributes' => {
978 
              'hdlNetAttributes' => [
979 
              ],
980 
            },
981 
            'hdlType' => 'std_logic',
982 
            'width' => 1,
983 
          },
984 
          'register09tv_reg_ce' => {
985 
            'attributes' => {
986 
              'hdlNetAttributes' => [
987 
              ],
988 
            },
989 
            'hdlType' => 'std_logic',
990 
            'width' => 1,
991 
          },
992 
          'register10rd_reg_ce' => {
993 
            'attributes' => {
994 
              'hdlNetAttributes' => [
995 
              ],
996 
            },
997 
            'hdlType' => 'std_logic',
998 
            'width' => 1,
999 
          },
1000 
          'register10rv_reg_ce' => {
1001 
            'attributes' => {
1002 
              'hdlNetAttributes' => [
1003 
              ],
1004 
            },
1005 
            'hdlType' => 'std_logic',
1006 
            'width' => 1,
1007 
          },
1008 
          'register10td_reg_ce' => {
1009 
            'attributes' => {
1010 
              'hdlNetAttributes' => [
1011 
              ],
1012 
            },
1013 
            'hdlType' => 'std_logic',
1014 
            'width' => 1,
1015 
          },
1016 
          'register10tv_reg_ce' => {
1017 
            'attributes' => {
1018 
              'hdlNetAttributes' => [
1019 
              ],
1020 
            },
1021 
            'hdlType' => 'std_logic',
1022 
            'width' => 1,
1023 
          },
1024 
          'register11rd_reg_ce' => {
1025 
            'attributes' => {
1026 
              'hdlNetAttributes' => [
1027 
              ],
1028 
            },
1029 
            'hdlType' => 'std_logic',
1030 
            'width' => 1,
1031 
          },
1032 
          'register11rv_reg_ce' => {
1033 
            'attributes' => {
1034 
              'hdlNetAttributes' => [
1035 
              ],
1036 
            },
1037 
            'hdlType' => 'std_logic',
1038 
            'width' => 1,
1039 
          },
1040 
          'register11td_reg_ce' => {
1041 
            'attributes' => {
1042 
              'hdlNetAttributes' => [
1043 
              ],
1044 
            },
1045 
            'hdlType' => 'std_logic',
1046 
            'width' => 1,
1047 
          },
1048 
          'register11tv_reg_ce' => {
1049 
            'attributes' => {
1050 
              'hdlNetAttributes' => [
1051 
              ],
1052 
            },
1053 
            'hdlType' => 'std_logic',
1054 
            'width' => 1,
1055 
          },
1056 
          'register12rd_reg_ce' => {
1057 
            'attributes' => {
1058 
              'hdlNetAttributes' => [
1059 
              ],
1060 
            },
1061 
            'hdlType' => 'std_logic',
1062 
            'width' => 1,
1063 
          },
1064 
          'register12rv_reg_ce' => {
1065 
            'attributes' => {
1066 
              'hdlNetAttributes' => [
1067 
              ],
1068 
            },
1069 
            'hdlType' => 'std_logic',
1070 
            'width' => 1,
1071 
          },
1072 
          'register12td_reg_ce' => {
1073 
            'attributes' => {
1074 
              'hdlNetAttributes' => [
1075 
              ],
1076 
            },
1077 
            'hdlType' => 'std_logic',
1078 
            'width' => 1,
1079 
          },
1080 
          'register12tv_reg_ce' => {
1081 
            'attributes' => {
1082 
              'hdlNetAttributes' => [
1083 
              ],
1084 
            },
1085 
            'hdlType' => 'std_logic',
1086 
            'width' => 1,
1087 
          },
1088 
          'register13rd_reg_ce' => {
1089 
            'attributes' => {
1090 
              'hdlNetAttributes' => [
1091 
              ],
1092 
            },
1093 
            'hdlType' => 'std_logic',
1094 
            'width' => 1,
1095 
          },
1096 
          'register13rv_reg_ce' => {
1097 
            'attributes' => {
1098 
              'hdlNetAttributes' => [
1099 
              ],
1100 
            },
1101 
            'hdlType' => 'std_logic',
1102 
            'width' => 1,
1103 
          },
1104 
          'register13td_reg_ce' => {
1105 
            'attributes' => {
1106 
              'hdlNetAttributes' => [
1107 
              ],
1108 
            },
1109 
            'hdlType' => 'std_logic',
1110 
            'width' => 1,
1111 
          },
1112 
          'register13tv_reg_ce' => {
1113 
            'attributes' => {
1114 
              'hdlNetAttributes' => [
1115 
              ],
1116 
            },
1117 
            'hdlType' => 'std_logic',
1118 
            'width' => 1,
1119 
          },
1120 
          'register14rd_reg_ce' => {
1121 
            'attributes' => {
1122 
              'hdlNetAttributes' => [
1123 
              ],
1124 
            },
1125 
            'hdlType' => 'std_logic',
1126 
            'width' => 1,
1127 
          },
1128 
          'register14rv_reg_ce' => {
1129 
            'attributes' => {
1130 
              'hdlNetAttributes' => [
1131 
              ],
1132 
            },
1133 
            'hdlType' => 'std_logic',
1134 
            'width' => 1,
1135 
          },
1136 
          'register14td_reg_ce' => {
1137 
            'attributes' => {
1138 
              'hdlNetAttributes' => [
1139 
              ],
1140 
            },
1141 
            'hdlType' => 'std_logic',
1142 
            'width' => 1,
1143 
          },
1144 
          'register14tv_reg_ce' => {
1145 
            'attributes' => {
1146 
              'hdlNetAttributes' => [
1147 
              ],
1148 
            },
1149 
            'hdlType' => 'std_logic',
1150 
            'width' => 1,
1151 
          },
1152 
          'sysgen_dut_to_register10_ce' => {
1153 
            'attributes' => {
1154 
              'hdlNetAttributes' => [
1155 
              ],
1156 
            },
1157 
            'hdlType' => 'std_logic',
1158 
            'width' => 1,
1159 
          },
1160 
          'sysgen_dut_to_register10_ce_x0' => {
1161 
            'attributes' => {
1162 
              'hdlNetAttributes' => [
1163 
              ],
1164 
            },
1165 
            'hdlType' => 'std_logic',
1166 
            'width' => 1,
1167 
          },
1168 
          'sysgen_dut_to_register10_clk' => {
1169 
            'attributes' => {
1170 
              'hdlNetAttributes' => [
1171 
              ],
1172 
            },
1173 
            'hdlType' => 'std_logic',
1174 
            'width' => 1,
1175 
          },
1176 
          'sysgen_dut_to_register10_clk_x0' => {
1177 
            'attributes' => {
1178 
              'hdlNetAttributes' => [
1179 
              ],
1180 
            },
1181 
            'hdlType' => 'std_logic',
1182 
            'width' => 1,
1183 
          },
1184 
          'sysgen_dut_to_register10_clr' => {
1185 
            'attributes' => {
1186 
              'hdlNetAttributes' => [
1187 
              ],
1188 
            },
1189 
            'hdlType' => 'std_logic',
1190 
            'width' => 1,
1191 
          },
1192 
          'sysgen_dut_to_register10_clr_x0' => {
1193 
            'attributes' => {
1194 
              'hdlNetAttributes' => [
1195 
              ],
1196 
            },
1197 
            'hdlType' => 'std_logic',
1198 
            'width' => 1,
1199 
          },
1200 
          'sysgen_dut_to_register10_data_in' => {
1201 
            'attributes' => {
1202 
              'hdlNetAttributes' => [
1203 
              ],
1204 
            },
1205 
            'hdlType' => 'std_logic',
1206 
            'width' => 1,
1207 
          },
1208 
          'sysgen_dut_to_register10_data_in_x0' => {
1209 
            'attributes' => {
1210 
              'hdlNetAttributes' => [
1211 
              ],
1212 
            },
1213 
            'hdlType' => 'std_logic',
1214 
            'width' => 1,
1215 
          },
1216 
          'sysgen_dut_to_register10_en' => {
1217 
            'attributes' => {
1218 
              'hdlNetAttributes' => [
1219 
              ],
1220 
            },
1221 
            'hdlType' => 'std_logic',
1222 
            'width' => 1,
1223 
          },
1224 
          'sysgen_dut_to_register10_en_x0' => {
1225 
            'attributes' => {
1226 
              'hdlNetAttributes' => [
1227 
              ],
1228 
            },
1229 
            'hdlType' => 'std_logic',
1230 
            'width' => 1,
1231 
          },
1232 
          'sysgen_dut_to_register11_ce' => {
1233 
            'attributes' => {
1234 
              'hdlNetAttributes' => [
1235 
              ],
1236 
            },
1237 
            'hdlType' => 'std_logic',
1238 
            'width' => 1,
1239 
          },
1240 
          'sysgen_dut_to_register11_ce_x0' => {
1241 
            'attributes' => {
1242 
              'hdlNetAttributes' => [
1243 
              ],
1244 
            },
1245 
            'hdlType' => 'std_logic',
1246 
            'width' => 1,
1247 
          },
1248 
          'sysgen_dut_to_register11_clk' => {
1249 
            'attributes' => {
1250 
              'hdlNetAttributes' => [
1251 
              ],
1252 
            },
1253 
            'hdlType' => 'std_logic',
1254 
            'width' => 1,
1255 
          },
1256 
          'sysgen_dut_to_register11_clk_x0' => {
1257 
            'attributes' => {
1258 
              'hdlNetAttributes' => [
1259 
              ],
1260 
            },
1261 
            'hdlType' => 'std_logic',
1262 
            'width' => 1,
1263 
          },
1264 
          'sysgen_dut_to_register11_clr' => {
1265 
            'attributes' => {
1266 
              'hdlNetAttributes' => [
1267 
              ],
1268 
            },
1269 
            'hdlType' => 'std_logic',
1270 
            'width' => 1,
1271 
          },
1272 
          'sysgen_dut_to_register11_clr_x0' => {
1273 
            'attributes' => {
1274 
              'hdlNetAttributes' => [
1275 
              ],
1276 
            },
1277 
            'hdlType' => 'std_logic',
1278 
            'width' => 1,
1279 
          },
1280 
          'sysgen_dut_to_register11_data_in' => {
1281 
            'attributes' => {
1282 
              'hdlNetAttributes' => [
1283 
              ],
1284 
            },
1285 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1286 
            'width' => 32,
1287 
          },
1288 
          'sysgen_dut_to_register11_data_in_x0' => {
1289 
            'attributes' => {
1290 
              'hdlNetAttributes' => [
1291 
              ],
1292 
            },
1293 
            'hdlType' => 'std_logic',
1294 
            'width' => 1,
1295 
          },
1296 
          'sysgen_dut_to_register11_en' => {
1297 
            'attributes' => {
1298 
              'hdlNetAttributes' => [
1299 
              ],
1300 
            },
1301 
            'hdlType' => 'std_logic',
1302 
            'width' => 1,
1303 
          },
1304 
          'sysgen_dut_to_register11_en_x0' => {
1305 
            'attributes' => {
1306 
              'hdlNetAttributes' => [
1307 
              ],
1308 
            },
1309 
            'hdlType' => 'std_logic',
1310 
            'width' => 1,
1311 
          },
1312 
          'sysgen_dut_to_register12_ce' => {
1313 
            'attributes' => {
1314 
              'hdlNetAttributes' => [
1315 
              ],
1316 
            },
1317 
            'hdlType' => 'std_logic',
1318 
            'width' => 1,
1319 
          },
1320 
          'sysgen_dut_to_register12_ce_x0' => {
1321 
            'attributes' => {
1322 
              'hdlNetAttributes' => [
1323 
              ],
1324 
            },
1325 
            'hdlType' => 'std_logic',
1326 
            'width' => 1,
1327 
          },
1328 
          'sysgen_dut_to_register12_clk' => {
1329 
            'attributes' => {
1330 
              'hdlNetAttributes' => [
1331 
              ],
1332 
            },
1333 
            'hdlType' => 'std_logic',
1334 
            'width' => 1,
1335 
          },
1336 
          'sysgen_dut_to_register12_clk_x0' => {
1337 
            'attributes' => {
1338 
              'hdlNetAttributes' => [
1339 
              ],
1340 
            },
1341 
            'hdlType' => 'std_logic',
1342 
            'width' => 1,
1343 
          },
1344 
          'sysgen_dut_to_register12_clr' => {
1345 
            'attributes' => {
1346 
              'hdlNetAttributes' => [
1347 
              ],
1348 
            },
1349 
            'hdlType' => 'std_logic',
1350 
            'width' => 1,
1351 
          },
1352 
          'sysgen_dut_to_register12_clr_x0' => {
1353 
            'attributes' => {
1354 
              'hdlNetAttributes' => [
1355 
              ],
1356 
            },
1357 
            'hdlType' => 'std_logic',
1358 
            'width' => 1,
1359 
          },
1360 
          'sysgen_dut_to_register12_data_in' => {
1361 
            'attributes' => {
1362 
              'hdlNetAttributes' => [
1363 
              ],
1364 
            },
1365 
            'hdlType' => 'std_logic',
1366 
            'width' => 1,
1367 
          },
1368 
          'sysgen_dut_to_register12_data_in_x0' => {
1369 
            'attributes' => {
1370 
              'hdlNetAttributes' => [
1371 
              ],
1372 
            },
1373 
            'hdlType' => 'std_logic',
1374 
            'width' => 1,
1375 
          },
1376 
          'sysgen_dut_to_register12_en' => {
1377 
            'attributes' => {
1378 
              'hdlNetAttributes' => [
1379 
              ],
1380 
            },
1381 
            'hdlType' => 'std_logic',
1382 
            'width' => 1,
1383 
          },
1384 
          'sysgen_dut_to_register12_en_x0' => {
1385 
            'attributes' => {
1386 
              'hdlNetAttributes' => [
1387 
              ],
1388 
            },
1389 
            'hdlType' => 'std_logic',
1390 
            'width' => 1,
1391 
          },
1392 
          'sysgen_dut_to_register13_ce' => {
1393 
            'attributes' => {
1394 
              'hdlNetAttributes' => [
1395 
              ],
1396 
            },
1397 
            'hdlType' => 'std_logic',
1398 
            'width' => 1,
1399 
          },
1400 
          'sysgen_dut_to_register13_ce_x0' => {
1401 
            'attributes' => {
1402 
              'hdlNetAttributes' => [
1403 
              ],
1404 
            },
1405 
            'hdlType' => 'std_logic',
1406 
            'width' => 1,
1407 
          },
1408 
          'sysgen_dut_to_register13_clk' => {
1409 
            'attributes' => {
1410 
              'hdlNetAttributes' => [
1411 
              ],
1412 
            },
1413 
            'hdlType' => 'std_logic',
1414 
            'width' => 1,
1415 
          },
1416 
          'sysgen_dut_to_register13_clk_x0' => {
1417 
            'attributes' => {
1418 
              'hdlNetAttributes' => [
1419 
              ],
1420 
            },
1421 
            'hdlType' => 'std_logic',
1422 
            'width' => 1,
1423 
          },
1424 
          'sysgen_dut_to_register13_clr' => {
1425 
            'attributes' => {
1426 
              'hdlNetAttributes' => [
1427 
              ],
1428 
            },
1429 
            'hdlType' => 'std_logic',
1430 
            'width' => 1,
1431 
          },
1432 
          'sysgen_dut_to_register13_clr_x0' => {
1433 
            'attributes' => {
1434 
              'hdlNetAttributes' => [
1435 
              ],
1436 
            },
1437 
            'hdlType' => 'std_logic',
1438 
            'width' => 1,
1439 
          },
1440 
          'sysgen_dut_to_register13_data_in' => {
1441 
            'attributes' => {
1442 
              'hdlNetAttributes' => [
1443 
              ],
1444 
            },
1445 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1446 
            'width' => 32,
1447 
          },
1448 
          'sysgen_dut_to_register13_data_in_x0' => {
1449 
            'attributes' => {
1450 
              'hdlNetAttributes' => [
1451 
              ],
1452 
            },
1453 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1454 
            'width' => 32,
1455 
          },
1456 
          'sysgen_dut_to_register13_en' => {
1457 
            'attributes' => {
1458 
              'hdlNetAttributes' => [
1459 
              ],
1460 
            },
1461 
            'hdlType' => 'std_logic',
1462 
            'width' => 1,
1463 
          },
1464 
          'sysgen_dut_to_register13_en_x0' => {
1465 
            'attributes' => {
1466 
              'hdlNetAttributes' => [
1467 
              ],
1468 
            },
1469 
            'hdlType' => 'std_logic',
1470 
            'width' => 1,
1471 
          },
1472 
          'sysgen_dut_to_register14_ce' => {
1473 
            'attributes' => {
1474 
              'hdlNetAttributes' => [
1475 
              ],
1476 
            },
1477 
            'hdlType' => 'std_logic',
1478 
            'width' => 1,
1479 
          },
1480 
          'sysgen_dut_to_register14_ce_x0' => {
1481 
            'attributes' => {
1482 
              'hdlNetAttributes' => [
1483 
              ],
1484 
            },
1485 
            'hdlType' => 'std_logic',
1486 
            'width' => 1,
1487 
          },
1488 
          'sysgen_dut_to_register14_clk' => {
1489 
            'attributes' => {
1490 
              'hdlNetAttributes' => [
1491 
              ],
1492 
            },
1493 
            'hdlType' => 'std_logic',
1494 
            'width' => 1,
1495 
          },
1496 
          'sysgen_dut_to_register14_clk_x0' => {
1497 
            'attributes' => {
1498 
              'hdlNetAttributes' => [
1499 
              ],
1500 
            },
1501 
            'hdlType' => 'std_logic',
1502 
            'width' => 1,
1503 
          },
1504 
          'sysgen_dut_to_register14_clr' => {
1505 
            'attributes' => {
1506 
              'hdlNetAttributes' => [
1507 
              ],
1508 
            },
1509 
            'hdlType' => 'std_logic',
1510 
            'width' => 1,
1511 
          },
1512 
          'sysgen_dut_to_register14_clr_x0' => {
1513 
            'attributes' => {
1514 
              'hdlNetAttributes' => [
1515 
              ],
1516 
            },
1517 
            'hdlType' => 'std_logic',
1518 
            'width' => 1,
1519 
          },
1520 
          'sysgen_dut_to_register14_data_in' => {
1521 
            'attributes' => {
1522 
              'hdlNetAttributes' => [
1523 
              ],
1524 
            },
1525 
            'hdlType' => 'std_logic',
1526 
            'width' => 1,
1527 
          },
1528 
          'sysgen_dut_to_register14_data_in_x0' => {
1529 
            'attributes' => {
1530 
              'hdlNetAttributes' => [
1531 
              ],
1532 
            },
1533 
            'hdlType' => 'std_logic',
1534 
            'width' => 1,
1535 
          },
1536 
          'sysgen_dut_to_register14_en' => {
1537 
            'attributes' => {
1538 
              'hdlNetAttributes' => [
1539 
              ],
1540 
            },
1541 
            'hdlType' => 'std_logic',
1542 
            'width' => 1,
1543 
          },
1544 
          'sysgen_dut_to_register14_en_x0' => {
1545 
            'attributes' => {
1546 
              'hdlNetAttributes' => [
1547 
              ],
1548 
            },
1549 
            'hdlType' => 'std_logic',
1550 
            'width' => 1,
1551 
          },
1552 
          'sysgen_dut_to_register15_ce' => {
1553 
            'attributes' => {
1554 
              'hdlNetAttributes' => [
1555 
              ],
1556 
            },
1557 
            'hdlType' => 'std_logic',
1558 
            'width' => 1,
1559 
          },
1560 
          'sysgen_dut_to_register15_ce_x0' => {
1561 
            'attributes' => {
1562 
              'hdlNetAttributes' => [
1563 
              ],
1564 
            },
1565 
            'hdlType' => 'std_logic',
1566 
            'width' => 1,
1567 
          },
1568 
          'sysgen_dut_to_register15_clk' => {
1569 
            'attributes' => {
1570 
              'hdlNetAttributes' => [
1571 
              ],
1572 
            },
1573 
            'hdlType' => 'std_logic',
1574 
            'width' => 1,
1575 
          },
1576 
          'sysgen_dut_to_register15_clk_x0' => {
1577 
            'attributes' => {
1578 
              'hdlNetAttributes' => [
1579 
              ],
1580 
            },
1581 
            'hdlType' => 'std_logic',
1582 
            'width' => 1,
1583 
          },
1584 
          'sysgen_dut_to_register15_clr' => {
1585 
            'attributes' => {
1586 
              'hdlNetAttributes' => [
1587 
              ],
1588 
            },
1589 
            'hdlType' => 'std_logic',
1590 
            'width' => 1,
1591 
          },
1592 
          'sysgen_dut_to_register15_clr_x0' => {
1593 
            'attributes' => {
1594 
              'hdlNetAttributes' => [
1595 
              ],
1596 
            },
1597 
            'hdlType' => 'std_logic',
1598 
            'width' => 1,
1599 
          },
1600 
          'sysgen_dut_to_register15_data_in' => {
1601 
            'attributes' => {
1602 
              'hdlNetAttributes' => [
1603 
              ],
1604 
            },
1605 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1606 
            'width' => 32,
1607 
          },
1608 
          'sysgen_dut_to_register15_data_in_x0' => {
1609 
            'attributes' => {
1610 
              'hdlNetAttributes' => [
1611 
              ],
1612 
            },
1613 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1614 
            'width' => 32,
1615 
          },
1616 
          'sysgen_dut_to_register15_en' => {
1617 
            'attributes' => {
1618 
              'hdlNetAttributes' => [
1619 
              ],
1620 
            },
1621 
            'hdlType' => 'std_logic',
1622 
            'width' => 1,
1623 
          },
1624 
          'sysgen_dut_to_register15_en_x0' => {
1625 
            'attributes' => {
1626 
              'hdlNetAttributes' => [
1627 
              ],
1628 
            },
1629 
            'hdlType' => 'std_logic',
1630 
            'width' => 1,
1631 
          },
1632 
          'sysgen_dut_to_register16_ce' => {
1633 
            'attributes' => {
1634 
              'hdlNetAttributes' => [
1635 
              ],
1636 
            },
1637 
            'hdlType' => 'std_logic',
1638 
            'width' => 1,
1639 
          },
1640 
          'sysgen_dut_to_register16_ce_x0' => {
1641 
            'attributes' => {
1642 
              'hdlNetAttributes' => [
1643 
              ],
1644 
            },
1645 
            'hdlType' => 'std_logic',
1646 
            'width' => 1,
1647 
          },
1648 
          'sysgen_dut_to_register16_clk' => {
1649 
            'attributes' => {
1650 
              'hdlNetAttributes' => [
1651 
              ],
1652 
            },
1653 
            'hdlType' => 'std_logic',
1654 
            'width' => 1,
1655 
          },
1656 
          'sysgen_dut_to_register16_clk_x0' => {
1657 
            'attributes' => {
1658 
              'hdlNetAttributes' => [
1659 
              ],
1660 
            },
1661 
            'hdlType' => 'std_logic',
1662 
            'width' => 1,
1663 
          },
1664 
          'sysgen_dut_to_register16_clr' => {
1665 
            'attributes' => {
1666 
              'hdlNetAttributes' => [
1667 
              ],
1668 
            },
1669 
            'hdlType' => 'std_logic',
1670 
            'width' => 1,
1671 
          },
1672 
          'sysgen_dut_to_register16_clr_x0' => {
1673 
            'attributes' => {
1674 
              'hdlNetAttributes' => [
1675 
              ],
1676 
            },
1677 
            'hdlType' => 'std_logic',
1678 
            'width' => 1,
1679 
          },
1680 
          'sysgen_dut_to_register16_data_in' => {
1681 
            'attributes' => {
1682 
              'hdlNetAttributes' => [
1683 
              ],
1684 
            },
1685 
            'hdlType' => 'std_logic',
1686 
            'width' => 1,
1687 
          },
1688 
          'sysgen_dut_to_register16_data_in_x0' => {
1689 
            'attributes' => {
1690 
              'hdlNetAttributes' => [
1691 
              ],
1692 
            },
1693 
            'hdlType' => 'std_logic',
1694 
            'width' => 1,
1695 
          },
1696 
          'sysgen_dut_to_register16_en' => {
1697 
            'attributes' => {
1698 
              'hdlNetAttributes' => [
1699 
              ],
1700 
            },
1701 
            'hdlType' => 'std_logic',
1702 
            'width' => 1,
1703 
          },
1704 
          'sysgen_dut_to_register16_en_x0' => {
1705 
            'attributes' => {
1706 
              'hdlNetAttributes' => [
1707 
              ],
1708 
            },
1709 
            'hdlType' => 'std_logic',
1710 
            'width' => 1,
1711 
          },
1712 
          'sysgen_dut_to_register17_ce' => {
1713 
            'attributes' => {
1714 
              'hdlNetAttributes' => [
1715 
              ],
1716 
            },
1717 
            'hdlType' => 'std_logic',
1718 
            'width' => 1,
1719 
          },
1720 
          'sysgen_dut_to_register17_ce_x0' => {
1721 
            'attributes' => {
1722 
              'hdlNetAttributes' => [
1723 
              ],
1724 
            },
1725 
            'hdlType' => 'std_logic',
1726 
            'width' => 1,
1727 
          },
1728 
          'sysgen_dut_to_register17_clk' => {
1729 
            'attributes' => {
1730 
              'hdlNetAttributes' => [
1731 
              ],
1732 
            },
1733 
            'hdlType' => 'std_logic',
1734 
            'width' => 1,
1735 
          },
1736 
          'sysgen_dut_to_register17_clk_x0' => {
1737 
            'attributes' => {
1738 
              'hdlNetAttributes' => [
1739 
              ],
1740 
            },
1741 
            'hdlType' => 'std_logic',
1742 
            'width' => 1,
1743 
          },
1744 
          'sysgen_dut_to_register17_clr' => {
1745 
            'attributes' => {
1746 
              'hdlNetAttributes' => [
1747 
              ],
1748 
            },
1749 
            'hdlType' => 'std_logic',
1750 
            'width' => 1,
1751 
          },
1752 
          'sysgen_dut_to_register17_clr_x0' => {
1753 
            'attributes' => {
1754 
              'hdlNetAttributes' => [
1755 
              ],
1756 
            },
1757 
            'hdlType' => 'std_logic',
1758 
            'width' => 1,
1759 
          },
1760 
          'sysgen_dut_to_register17_data_in' => {
1761 
            'attributes' => {
1762 
              'hdlNetAttributes' => [
1763 
              ],
1764 
            },
1765 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1766 
            'width' => 32,
1767 
          },
1768 
          'sysgen_dut_to_register17_data_in_x0' => {
1769 
            'attributes' => {
1770 
              'hdlNetAttributes' => [
1771 
              ],
1772 
            },
1773 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1774 
            'width' => 32,
1775 
          },
1776 
          'sysgen_dut_to_register17_en' => {
1777 
            'attributes' => {
1778 
              'hdlNetAttributes' => [
1779 
              ],
1780 
            },
1781 
            'hdlType' => 'std_logic',
1782 
            'width' => 1,
1783 
          },
1784 
          'sysgen_dut_to_register17_en_x0' => {
1785 
            'attributes' => {
1786 
              'hdlNetAttributes' => [
1787 
              ],
1788 
            },
1789 
            'hdlType' => 'std_logic',
1790 
            'width' => 1,
1791 
          },
1792 
          'sysgen_dut_to_register18_ce' => {
1793 
            'attributes' => {
1794 
              'hdlNetAttributes' => [
1795 
              ],
1796 
            },
1797 
            'hdlType' => 'std_logic',
1798 
            'width' => 1,
1799 
          },
1800 
          'sysgen_dut_to_register18_ce_x0' => {
1801 
            'attributes' => {
1802 
              'hdlNetAttributes' => [
1803 
              ],
1804 
            },
1805 
            'hdlType' => 'std_logic',
1806 
            'width' => 1,
1807 
          },
1808 
          'sysgen_dut_to_register18_clk' => {
1809 
            'attributes' => {
1810 
              'hdlNetAttributes' => [
1811 
              ],
1812 
            },
1813 
            'hdlType' => 'std_logic',
1814 
            'width' => 1,
1815 
          },
1816 
          'sysgen_dut_to_register18_clk_x0' => {
1817 
            'attributes' => {
1818 
              'hdlNetAttributes' => [
1819 
              ],
1820 
            },
1821 
            'hdlType' => 'std_logic',
1822 
            'width' => 1,
1823 
          },
1824 
          'sysgen_dut_to_register18_clr' => {
1825 
            'attributes' => {
1826 
              'hdlNetAttributes' => [
1827 
              ],
1828 
            },
1829 
            'hdlType' => 'std_logic',
1830 
            'width' => 1,
1831 
          },
1832 
          'sysgen_dut_to_register18_clr_x0' => {
1833 
            'attributes' => {
1834 
              'hdlNetAttributes' => [
1835 
              ],
1836 
            },
1837 
            'hdlType' => 'std_logic',
1838 
            'width' => 1,
1839 
          },
1840 
          'sysgen_dut_to_register18_data_in' => {
1841 
            'attributes' => {
1842 
              'hdlNetAttributes' => [
1843 
              ],
1844 
            },
1845 
            'hdlType' => 'std_logic',
1846 
            'width' => 1,
1847 
          },
1848 
          'sysgen_dut_to_register18_data_in_x0' => {
1849 
            'attributes' => {
1850 
              'hdlNetAttributes' => [
1851 
              ],
1852 
            },
1853 
            'hdlType' => 'std_logic',
1854 
            'width' => 1,
1855 
          },
1856 
          'sysgen_dut_to_register18_en' => {
1857 
            'attributes' => {
1858 
              'hdlNetAttributes' => [
1859 
              ],
1860 
            },
1861 
            'hdlType' => 'std_logic',
1862 
            'width' => 1,
1863 
          },
1864 
          'sysgen_dut_to_register18_en_x0' => {
1865 
            'attributes' => {
1866 
              'hdlNetAttributes' => [
1867 
              ],
1868 
            },
1869 
            'hdlType' => 'std_logic',
1870 
            'width' => 1,
1871 
          },
1872 
          'sysgen_dut_to_register19_ce' => {
1873 
            'attributes' => {
1874 
              'hdlNetAttributes' => [
1875 
              ],
1876 
            },
1877 
            'hdlType' => 'std_logic',
1878 
            'width' => 1,
1879 
          },
1880 
          'sysgen_dut_to_register19_ce_x0' => {
1881 
            'attributes' => {
1882 
              'hdlNetAttributes' => [
1883 
              ],
1884 
            },
1885 
            'hdlType' => 'std_logic',
1886 
            'width' => 1,
1887 
          },
1888 
          'sysgen_dut_to_register19_clk' => {
1889 
            'attributes' => {
1890 
              'hdlNetAttributes' => [
1891 
              ],
1892 
            },
1893 
            'hdlType' => 'std_logic',
1894 
            'width' => 1,
1895 
          },
1896 
          'sysgen_dut_to_register19_clk_x0' => {
1897 
            'attributes' => {
1898 
              'hdlNetAttributes' => [
1899 
              ],
1900 
            },
1901 
            'hdlType' => 'std_logic',
1902 
            'width' => 1,
1903 
          },
1904 
          'sysgen_dut_to_register19_clr' => {
1905 
            'attributes' => {
1906 
              'hdlNetAttributes' => [
1907 
              ],
1908 
            },
1909 
            'hdlType' => 'std_logic',
1910 
            'width' => 1,
1911 
          },
1912 
          'sysgen_dut_to_register19_clr_x0' => {
1913 
            'attributes' => {
1914 
              'hdlNetAttributes' => [
1915 
              ],
1916 
            },
1917 
            'hdlType' => 'std_logic',
1918 
            'width' => 1,
1919 
          },
1920 
          'sysgen_dut_to_register19_data_in' => {
1921 
            'attributes' => {
1922 
              'hdlNetAttributes' => [
1923 
              ],
1924 
            },
1925 
            'hdlType' => 'std_logic',
1926 
            'width' => 1,
1927 
          },
1928 
          'sysgen_dut_to_register19_data_in_x0' => {
1929 
            'attributes' => {
1930 
              'hdlNetAttributes' => [
1931 
              ],
1932 
            },
1933 
            'hdlType' => 'std_logic_vector(31 downto 0)',
1934 
            'width' => 32,
1935 
          },
1936 
          'sysgen_dut_to_register19_en' => {
1937 
            'attributes' => {
1938 
              'hdlNetAttributes' => [
1939 
              ],
1940 
            },
1941 
            'hdlType' => 'std_logic',
1942 
            'width' => 1,
1943 
          },
1944 
          'sysgen_dut_to_register19_en_x0' => {
1945 
            'attributes' => {
1946 
              'hdlNetAttributes' => [
1947 
              ],
1948 
            },
1949 
            'hdlType' => 'std_logic',
1950 
            'width' => 1,
1951 
          },
1952 
          'sysgen_dut_to_register1_ce' => {
1953 
            'attributes' => {
1954 
              'hdlNetAttributes' => [
1955 
              ],
1956 
            },
1957 
            'hdlType' => 'std_logic',
1958 
            'width' => 1,
1959 
          },
1960 
          'sysgen_dut_to_register1_ce_x0' => {
1961 
            'attributes' => {
1962 
              'hdlNetAttributes' => [
1963 
              ],
1964 
            },
1965 
            'hdlType' => 'std_logic',
1966 
            'width' => 1,
1967 
          },
1968 
          'sysgen_dut_to_register1_clk' => {
1969 
            'attributes' => {
1970 
              'hdlNetAttributes' => [
1971 
              ],
1972 
            },
1973 
            'hdlType' => 'std_logic',
1974 
            'width' => 1,
1975 
          },
1976 
          'sysgen_dut_to_register1_clk_x0' => {
1977 
            'attributes' => {
1978 
              'hdlNetAttributes' => [
1979 
              ],
1980 
            },
1981 
            'hdlType' => 'std_logic',
1982 
            'width' => 1,
1983 
          },
1984 
          'sysgen_dut_to_register1_clr' => {
1985 
            'attributes' => {
1986 
              'hdlNetAttributes' => [
1987 
              ],
1988 
            },
1989 
            'hdlType' => 'std_logic',
1990 
            'width' => 1,
1991 
          },
1992 
          'sysgen_dut_to_register1_clr_x0' => {
1993 
            'attributes' => {
1994 
              'hdlNetAttributes' => [
1995 
              ],
1996 
            },
1997 
            'hdlType' => 'std_logic',
1998 
            'width' => 1,
1999 
          },
2000 
          'sysgen_dut_to_register1_data_in' => {
2001 
            'attributes' => {
2002 
              'hdlNetAttributes' => [
2003 
              ],
2004 
            },
2005 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2006 
            'width' => 32,
2007 
          },
2008 
          'sysgen_dut_to_register1_data_in_x0' => {
2009 
            'attributes' => {
2010 
              'hdlNetAttributes' => [
2011 
              ],
2012 
            },
2013 
            'hdlType' => 'std_logic',
2014 
            'width' => 1,
2015 
          },
2016 
          'sysgen_dut_to_register1_en' => {
2017 
            'attributes' => {
2018 
              'hdlNetAttributes' => [
2019 
              ],
2020 
            },
2021 
            'hdlType' => 'std_logic',
2022 
            'width' => 1,
2023 
          },
2024 
          'sysgen_dut_to_register1_en_x0' => {
2025 
            'attributes' => {
2026 
              'hdlNetAttributes' => [
2027 
              ],
2028 
            },
2029 
            'hdlType' => 'std_logic',
2030 
            'width' => 1,
2031 
          },
2032 
          'sysgen_dut_to_register20_ce' => {
2033 
            'attributes' => {
2034 
              'hdlNetAttributes' => [
2035 
              ],
2036 
            },
2037 
            'hdlType' => 'std_logic',
2038 
            'width' => 1,
2039 
          },
2040 
          'sysgen_dut_to_register20_ce_x0' => {
2041 
            'attributes' => {
2042 
              'hdlNetAttributes' => [
2043 
              ],
2044 
            },
2045 
            'hdlType' => 'std_logic',
2046 
            'width' => 1,
2047 
          },
2048 
          'sysgen_dut_to_register20_clk' => {
2049 
            'attributes' => {
2050 
              'hdlNetAttributes' => [
2051 
              ],
2052 
            },
2053 
            'hdlType' => 'std_logic',
2054 
            'width' => 1,
2055 
          },
2056 
          'sysgen_dut_to_register20_clk_x0' => {
2057 
            'attributes' => {
2058 
              'hdlNetAttributes' => [
2059 
              ],
2060 
            },
2061 
            'hdlType' => 'std_logic',
2062 
            'width' => 1,
2063 
          },
2064 
          'sysgen_dut_to_register20_clr' => {
2065 
            'attributes' => {
2066 
              'hdlNetAttributes' => [
2067 
              ],
2068 
            },
2069 
            'hdlType' => 'std_logic',
2070 
            'width' => 1,
2071 
          },
2072 
          'sysgen_dut_to_register20_clr_x0' => {
2073 
            'attributes' => {
2074 
              'hdlNetAttributes' => [
2075 
              ],
2076 
            },
2077 
            'hdlType' => 'std_logic',
2078 
            'width' => 1,
2079 
          },
2080 
          'sysgen_dut_to_register20_data_in' => {
2081 
            'attributes' => {
2082 
              'hdlNetAttributes' => [
2083 
              ],
2084 
            },
2085 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2086 
            'width' => 32,
2087 
          },
2088 
          'sysgen_dut_to_register20_data_in_x0' => {
2089 
            'attributes' => {
2090 
              'hdlNetAttributes' => [
2091 
              ],
2092 
            },
2093 
            'hdlType' => 'std_logic',
2094 
            'width' => 1,
2095 
          },
2096 
          'sysgen_dut_to_register20_en' => {
2097 
            'attributes' => {
2098 
              'hdlNetAttributes' => [
2099 
              ],
2100 
            },
2101 
            'hdlType' => 'std_logic',
2102 
            'width' => 1,
2103 
          },
2104 
          'sysgen_dut_to_register20_en_x0' => {
2105 
            'attributes' => {
2106 
              'hdlNetAttributes' => [
2107 
              ],
2108 
            },
2109 
            'hdlType' => 'std_logic',
2110 
            'width' => 1,
2111 
          },
2112 
          'sysgen_dut_to_register21_ce' => {
2113 
            'attributes' => {
2114 
              'hdlNetAttributes' => [
2115 
              ],
2116 
            },
2117 
            'hdlType' => 'std_logic',
2118 
            'width' => 1,
2119 
          },
2120 
          'sysgen_dut_to_register21_ce_x0' => {
2121 
            'attributes' => {
2122 
              'hdlNetAttributes' => [
2123 
              ],
2124 
            },
2125 
            'hdlType' => 'std_logic',
2126 
            'width' => 1,
2127 
          },
2128 
          'sysgen_dut_to_register21_clk' => {
2129 
            'attributes' => {
2130 
              'hdlNetAttributes' => [
2131 
              ],
2132 
            },
2133 
            'hdlType' => 'std_logic',
2134 
            'width' => 1,
2135 
          },
2136 
          'sysgen_dut_to_register21_clk_x0' => {
2137 
            'attributes' => {
2138 
              'hdlNetAttributes' => [
2139 
              ],
2140 
            },
2141 
            'hdlType' => 'std_logic',
2142 
            'width' => 1,
2143 
          },
2144 
          'sysgen_dut_to_register21_clr' => {
2145 
            'attributes' => {
2146 
              'hdlNetAttributes' => [
2147 
              ],
2148 
            },
2149 
            'hdlType' => 'std_logic',
2150 
            'width' => 1,
2151 
          },
2152 
          'sysgen_dut_to_register21_clr_x0' => {
2153 
            'attributes' => {
2154 
              'hdlNetAttributes' => [
2155 
              ],
2156 
            },
2157 
            'hdlType' => 'std_logic',
2158 
            'width' => 1,
2159 
          },
2160 
          'sysgen_dut_to_register21_data_in' => {
2161 
            'attributes' => {
2162 
              'hdlNetAttributes' => [
2163 
              ],
2164 
            },
2165 
            'hdlType' => 'std_logic',
2166 
            'width' => 1,
2167 
          },
2168 
          'sysgen_dut_to_register21_data_in_x0' => {
2169 
            'attributes' => {
2170 
              'hdlNetAttributes' => [
2171 
              ],
2172 
            },
2173 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2174 
            'width' => 32,
2175 
          },
2176 
          'sysgen_dut_to_register21_en' => {
2177 
            'attributes' => {
2178 
              'hdlNetAttributes' => [
2179 
              ],
2180 
            },
2181 
            'hdlType' => 'std_logic',
2182 
            'width' => 1,
2183 
          },
2184 
          'sysgen_dut_to_register21_en_x0' => {
2185 
            'attributes' => {
2186 
              'hdlNetAttributes' => [
2187 
              ],
2188 
            },
2189 
            'hdlType' => 'std_logic',
2190 
            'width' => 1,
2191 
          },
2192 
          'sysgen_dut_to_register22_ce' => {
2193 
            'attributes' => {
2194 
              'hdlNetAttributes' => [
2195 
              ],
2196 
            },
2197 
            'hdlType' => 'std_logic',
2198 
            'width' => 1,
2199 
          },
2200 
          'sysgen_dut_to_register22_ce_x0' => {
2201 
            'attributes' => {
2202 
              'hdlNetAttributes' => [
2203 
              ],
2204 
            },
2205 
            'hdlType' => 'std_logic',
2206 
            'width' => 1,
2207 
          },
2208 
          'sysgen_dut_to_register22_clk' => {
2209 
            'attributes' => {
2210 
              'hdlNetAttributes' => [
2211 
              ],
2212 
            },
2213 
            'hdlType' => 'std_logic',
2214 
            'width' => 1,
2215 
          },
2216 
          'sysgen_dut_to_register22_clk_x0' => {
2217 
            'attributes' => {
2218 
              'hdlNetAttributes' => [
2219 
              ],
2220 
            },
2221 
            'hdlType' => 'std_logic',
2222 
            'width' => 1,
2223 
          },
2224 
          'sysgen_dut_to_register22_clr' => {
2225 
            'attributes' => {
2226 
              'hdlNetAttributes' => [
2227 
              ],
2228 
            },
2229 
            'hdlType' => 'std_logic',
2230 
            'width' => 1,
2231 
          },
2232 
          'sysgen_dut_to_register22_clr_x0' => {
2233 
            'attributes' => {
2234 
              'hdlNetAttributes' => [
2235 
              ],
2236 
            },
2237 
            'hdlType' => 'std_logic',
2238 
            'width' => 1,
2239 
          },
2240 
          'sysgen_dut_to_register22_data_in' => {
2241 
            'attributes' => {
2242 
              'hdlNetAttributes' => [
2243 
              ],
2244 
            },
2245 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2246 
            'width' => 32,
2247 
          },
2248 
          'sysgen_dut_to_register22_data_in_x0' => {
2249 
            'attributes' => {
2250 
              'hdlNetAttributes' => [
2251 
              ],
2252 
            },
2253 
            'hdlType' => 'std_logic',
2254 
            'width' => 1,
2255 
          },
2256 
          'sysgen_dut_to_register22_en' => {
2257 
            'attributes' => {
2258 
              'hdlNetAttributes' => [
2259 
              ],
2260 
            },
2261 
            'hdlType' => 'std_logic',
2262 
            'width' => 1,
2263 
          },
2264 
          'sysgen_dut_to_register22_en_x0' => {
2265 
            'attributes' => {
2266 
              'hdlNetAttributes' => [
2267 
              ],
2268 
            },
2269 
            'hdlType' => 'std_logic',
2270 
            'width' => 1,
2271 
          },
2272 
          'sysgen_dut_to_register23_ce' => {
2273 
            'attributes' => {
2274 
              'hdlNetAttributes' => [
2275 
              ],
2276 
            },
2277 
            'hdlType' => 'std_logic',
2278 
            'width' => 1,
2279 
          },
2280 
          'sysgen_dut_to_register23_ce_x0' => {
2281 
            'attributes' => {
2282 
              'hdlNetAttributes' => [
2283 
              ],
2284 
            },
2285 
            'hdlType' => 'std_logic',
2286 
            'width' => 1,
2287 
          },
2288 
          'sysgen_dut_to_register23_clk' => {
2289 
            'attributes' => {
2290 
              'hdlNetAttributes' => [
2291 
              ],
2292 
            },
2293 
            'hdlType' => 'std_logic',
2294 
            'width' => 1,
2295 
          },
2296 
          'sysgen_dut_to_register23_clk_x0' => {
2297 
            'attributes' => {
2298 
              'hdlNetAttributes' => [
2299 
              ],
2300 
            },
2301 
            'hdlType' => 'std_logic',
2302 
            'width' => 1,
2303 
          },
2304 
          'sysgen_dut_to_register23_clr' => {
2305 
            'attributes' => {
2306 
              'hdlNetAttributes' => [
2307 
              ],
2308 
            },
2309 
            'hdlType' => 'std_logic',
2310 
            'width' => 1,
2311 
          },
2312 
          'sysgen_dut_to_register23_clr_x0' => {
2313 
            'attributes' => {
2314 
              'hdlNetAttributes' => [
2315 
              ],
2316 
            },
2317 
            'hdlType' => 'std_logic',
2318 
            'width' => 1,
2319 
          },
2320 
          'sysgen_dut_to_register23_data_in' => {
2321 
            'attributes' => {
2322 
              'hdlNetAttributes' => [
2323 
              ],
2324 
            },
2325 
            'hdlType' => 'std_logic',
2326 
            'width' => 1,
2327 
          },
2328 
          'sysgen_dut_to_register23_data_in_x0' => {
2329 
            'attributes' => {
2330 
              'hdlNetAttributes' => [
2331 
              ],
2332 
            },
2333 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2334 
            'width' => 32,
2335 
          },
2336 
          'sysgen_dut_to_register23_en' => {
2337 
            'attributes' => {
2338 
              'hdlNetAttributes' => [
2339 
              ],
2340 
            },
2341 
            'hdlType' => 'std_logic',
2342 
            'width' => 1,
2343 
          },
2344 
          'sysgen_dut_to_register23_en_x0' => {
2345 
            'attributes' => {
2346 
              'hdlNetAttributes' => [
2347 
              ],
2348 
            },
2349 
            'hdlType' => 'std_logic',
2350 
            'width' => 1,
2351 
          },
2352 
          'sysgen_dut_to_register24_ce' => {
2353 
            'attributes' => {
2354 
              'hdlNetAttributes' => [
2355 
              ],
2356 
            },
2357 
            'hdlType' => 'std_logic',
2358 
            'width' => 1,
2359 
          },
2360 
          'sysgen_dut_to_register24_ce_x0' => {
2361 
            'attributes' => {
2362 
              'hdlNetAttributes' => [
2363 
              ],
2364 
            },
2365 
            'hdlType' => 'std_logic',
2366 
            'width' => 1,
2367 
          },
2368 
          'sysgen_dut_to_register24_clk' => {
2369 
            'attributes' => {
2370 
              'hdlNetAttributes' => [
2371 
              ],
2372 
            },
2373 
            'hdlType' => 'std_logic',
2374 
            'width' => 1,
2375 
          },
2376 
          'sysgen_dut_to_register24_clk_x0' => {
2377 
            'attributes' => {
2378 
              'hdlNetAttributes' => [
2379 
              ],
2380 
            },
2381 
            'hdlType' => 'std_logic',
2382 
            'width' => 1,
2383 
          },
2384 
          'sysgen_dut_to_register24_clr' => {
2385 
            'attributes' => {
2386 
              'hdlNetAttributes' => [
2387 
              ],
2388 
            },
2389 
            'hdlType' => 'std_logic',
2390 
            'width' => 1,
2391 
          },
2392 
          'sysgen_dut_to_register24_clr_x0' => {
2393 
            'attributes' => {
2394 
              'hdlNetAttributes' => [
2395 
              ],
2396 
            },
2397 
            'hdlType' => 'std_logic',
2398 
            'width' => 1,
2399 
          },
2400 
          'sysgen_dut_to_register24_data_in' => {
2401 
            'attributes' => {
2402 
              'hdlNetAttributes' => [
2403 
              ],
2404 
            },
2405 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2406 
            'width' => 32,
2407 
          },
2408 
          'sysgen_dut_to_register24_data_in_x0' => {
2409 
            'attributes' => {
2410 
              'hdlNetAttributes' => [
2411 
              ],
2412 
            },
2413 
            'hdlType' => 'std_logic',
2414 
            'width' => 1,
2415 
          },
2416 
          'sysgen_dut_to_register24_en' => {
2417 
            'attributes' => {
2418 
              'hdlNetAttributes' => [
2419 
              ],
2420 
            },
2421 
            'hdlType' => 'std_logic',
2422 
            'width' => 1,
2423 
          },
2424 
          'sysgen_dut_to_register24_en_x0' => {
2425 
            'attributes' => {
2426 
              'hdlNetAttributes' => [
2427 
              ],
2428 
            },
2429 
            'hdlType' => 'std_logic',
2430 
            'width' => 1,
2431 
          },
2432 
          'sysgen_dut_to_register25_ce' => {
2433 
            'attributes' => {
2434 
              'hdlNetAttributes' => [
2435 
              ],
2436 
            },
2437 
            'hdlType' => 'std_logic',
2438 
            'width' => 1,
2439 
          },
2440 
          'sysgen_dut_to_register25_ce_x0' => {
2441 
            'attributes' => {
2442 
              'hdlNetAttributes' => [
2443 
              ],
2444 
            },
2445 
            'hdlType' => 'std_logic',
2446 
            'width' => 1,
2447 
          },
2448 
          'sysgen_dut_to_register25_clk' => {
2449 
            'attributes' => {
2450 
              'hdlNetAttributes' => [
2451 
              ],
2452 
            },
2453 
            'hdlType' => 'std_logic',
2454 
            'width' => 1,
2455 
          },
2456 
          'sysgen_dut_to_register25_clk_x0' => {
2457 
            'attributes' => {
2458 
              'hdlNetAttributes' => [
2459 
              ],
2460 
            },
2461 
            'hdlType' => 'std_logic',
2462 
            'width' => 1,
2463 
          },
2464 
          'sysgen_dut_to_register25_clr' => {
2465 
            'attributes' => {
2466 
              'hdlNetAttributes' => [
2467 
              ],
2468 
            },
2469 
            'hdlType' => 'std_logic',
2470 
            'width' => 1,
2471 
          },
2472 
          'sysgen_dut_to_register25_clr_x0' => {
2473 
            'attributes' => {
2474 
              'hdlNetAttributes' => [
2475 
              ],
2476 
            },
2477 
            'hdlType' => 'std_logic',
2478 
            'width' => 1,
2479 
          },
2480 
          'sysgen_dut_to_register25_data_in' => {
2481 
            'attributes' => {
2482 
              'hdlNetAttributes' => [
2483 
              ],
2484 
            },
2485 
            'hdlType' => 'std_logic',
2486 
            'width' => 1,
2487 
          },
2488 
          'sysgen_dut_to_register25_data_in_x0' => {
2489 
            'attributes' => {
2490 
              'hdlNetAttributes' => [
2491 
              ],
2492 
            },
2493 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2494 
            'width' => 32,
2495 
          },
2496 
          'sysgen_dut_to_register25_en' => {
2497 
            'attributes' => {
2498 
              'hdlNetAttributes' => [
2499 
              ],
2500 
            },
2501 
            'hdlType' => 'std_logic',
2502 
            'width' => 1,
2503 
          },
2504 
          'sysgen_dut_to_register25_en_x0' => {
2505 
            'attributes' => {
2506 
              'hdlNetAttributes' => [
2507 
              ],
2508 
            },
2509 
            'hdlType' => 'std_logic',
2510 
            'width' => 1,
2511 
          },
2512 
          'sysgen_dut_to_register26_ce' => {
2513 
            'attributes' => {
2514 
              'hdlNetAttributes' => [
2515 
              ],
2516 
            },
2517 
            'hdlType' => 'std_logic',
2518 
            'width' => 1,
2519 
          },
2520 
          'sysgen_dut_to_register26_ce_x0' => {
2521 
            'attributes' => {
2522 
              'hdlNetAttributes' => [
2523 
              ],
2524 
            },
2525 
            'hdlType' => 'std_logic',
2526 
            'width' => 1,
2527 
          },
2528 
          'sysgen_dut_to_register26_clk' => {
2529 
            'attributes' => {
2530 
              'hdlNetAttributes' => [
2531 
              ],
2532 
            },
2533 
            'hdlType' => 'std_logic',
2534 
            'width' => 1,
2535 
          },
2536 
          'sysgen_dut_to_register26_clk_x0' => {
2537 
            'attributes' => {
2538 
              'hdlNetAttributes' => [
2539 
              ],
2540 
            },
2541 
            'hdlType' => 'std_logic',
2542 
            'width' => 1,
2543 
          },
2544 
          'sysgen_dut_to_register26_clr' => {
2545 
            'attributes' => {
2546 
              'hdlNetAttributes' => [
2547 
              ],
2548 
            },
2549 
            'hdlType' => 'std_logic',
2550 
            'width' => 1,
2551 
          },
2552 
          'sysgen_dut_to_register26_clr_x0' => {
2553 
            'attributes' => {
2554 
              'hdlNetAttributes' => [
2555 
              ],
2556 
            },
2557 
            'hdlType' => 'std_logic',
2558 
            'width' => 1,
2559 
          },
2560 
          'sysgen_dut_to_register26_data_in' => {
2561 
            'attributes' => {
2562 
              'hdlNetAttributes' => [
2563 
              ],
2564 
            },
2565 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2566 
            'width' => 32,
2567 
          },
2568 
          'sysgen_dut_to_register26_data_in_x0' => {
2569 
            'attributes' => {
2570 
              'hdlNetAttributes' => [
2571 
              ],
2572 
            },
2573 
            'hdlType' => 'std_logic',
2574 
            'width' => 1,
2575 
          },
2576 
          'sysgen_dut_to_register26_en' => {
2577 
            'attributes' => {
2578 
              'hdlNetAttributes' => [
2579 
              ],
2580 
            },
2581 
            'hdlType' => 'std_logic',
2582 
            'width' => 1,
2583 
          },
2584 
          'sysgen_dut_to_register26_en_x0' => {
2585 
            'attributes' => {
2586 
              'hdlNetAttributes' => [
2587 
              ],
2588 
            },
2589 
            'hdlType' => 'std_logic',
2590 
            'width' => 1,
2591 
          },
2592 
          'sysgen_dut_to_register27_ce' => {
2593 
            'attributes' => {
2594 
              'hdlNetAttributes' => [
2595 
              ],
2596 
            },
2597 
            'hdlType' => 'std_logic',
2598 
            'width' => 1,
2599 
          },
2600 
          'sysgen_dut_to_register27_ce_x0' => {
2601 
            'attributes' => {
2602 
              'hdlNetAttributes' => [
2603 
              ],
2604 
            },
2605 
            'hdlType' => 'std_logic',
2606 
            'width' => 1,
2607 
          },
2608 
          'sysgen_dut_to_register27_clk' => {
2609 
            'attributes' => {
2610 
              'hdlNetAttributes' => [
2611 
              ],
2612 
            },
2613 
            'hdlType' => 'std_logic',
2614 
            'width' => 1,
2615 
          },
2616 
          'sysgen_dut_to_register27_clk_x0' => {
2617 
            'attributes' => {
2618 
              'hdlNetAttributes' => [
2619 
              ],
2620 
            },
2621 
            'hdlType' => 'std_logic',
2622 
            'width' => 1,
2623 
          },
2624 
          'sysgen_dut_to_register27_clr' => {
2625 
            'attributes' => {
2626 
              'hdlNetAttributes' => [
2627 
              ],
2628 
            },
2629 
            'hdlType' => 'std_logic',
2630 
            'width' => 1,
2631 
          },
2632 
          'sysgen_dut_to_register27_clr_x0' => {
2633 
            'attributes' => {
2634 
              'hdlNetAttributes' => [
2635 
              ],
2636 
            },
2637 
            'hdlType' => 'std_logic',
2638 
            'width' => 1,
2639 
          },
2640 
          'sysgen_dut_to_register27_data_in' => {
2641 
            'attributes' => {
2642 
              'hdlNetAttributes' => [
2643 
              ],
2644 
            },
2645 
            'hdlType' => 'std_logic',
2646 
            'width' => 1,
2647 
          },
2648 
          'sysgen_dut_to_register27_data_in_x0' => {
2649 
            'attributes' => {
2650 
              'hdlNetAttributes' => [
2651 
              ],
2652 
            },
2653 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2654 
            'width' => 32,
2655 
          },
2656 
          'sysgen_dut_to_register27_en' => {
2657 
            'attributes' => {
2658 
              'hdlNetAttributes' => [
2659 
              ],
2660 
            },
2661 
            'hdlType' => 'std_logic',
2662 
            'width' => 1,
2663 
          },
2664 
          'sysgen_dut_to_register27_en_x0' => {
2665 
            'attributes' => {
2666 
              'hdlNetAttributes' => [
2667 
              ],
2668 
            },
2669 
            'hdlType' => 'std_logic',
2670 
            'width' => 1,
2671 
          },
2672 
          'sysgen_dut_to_register28_ce' => {
2673 
            'attributes' => {
2674 
              'hdlNetAttributes' => [
2675 
              ],
2676 
            },
2677 
            'hdlType' => 'std_logic',
2678 
            'width' => 1,
2679 
          },
2680 
          'sysgen_dut_to_register28_clk' => {
2681 
            'attributes' => {
2682 
              'hdlNetAttributes' => [
2683 
              ],
2684 
            },
2685 
            'hdlType' => 'std_logic',
2686 
            'width' => 1,
2687 
          },
2688 
          'sysgen_dut_to_register28_clr' => {
2689 
            'attributes' => {
2690 
              'hdlNetAttributes' => [
2691 
              ],
2692 
            },
2693 
            'hdlType' => 'std_logic',
2694 
            'width' => 1,
2695 
          },
2696 
          'sysgen_dut_to_register28_data_in' => {
2697 
            'attributes' => {
2698 
              'hdlNetAttributes' => [
2699 
              ],
2700 
            },
2701 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2702 
            'width' => 32,
2703 
          },
2704 
          'sysgen_dut_to_register28_en' => {
2705 
            'attributes' => {
2706 
              'hdlNetAttributes' => [
2707 
              ],
2708 
            },
2709 
            'hdlType' => 'std_logic',
2710 
            'width' => 1,
2711 
          },
2712 
          'sysgen_dut_to_register29_ce' => {
2713 
            'attributes' => {
2714 
              'hdlNetAttributes' => [
2715 
              ],
2716 
            },
2717 
            'hdlType' => 'std_logic',
2718 
            'width' => 1,
2719 
          },
2720 
          'sysgen_dut_to_register29_clk' => {
2721 
            'attributes' => {
2722 
              'hdlNetAttributes' => [
2723 
              ],
2724 
            },
2725 
            'hdlType' => 'std_logic',
2726 
            'width' => 1,
2727 
          },
2728 
          'sysgen_dut_to_register29_clr' => {
2729 
            'attributes' => {
2730 
              'hdlNetAttributes' => [
2731 
              ],
2732 
            },
2733 
            'hdlType' => 'std_logic',
2734 
            'width' => 1,
2735 
          },
2736 
          'sysgen_dut_to_register29_data_in' => {
2737 
            'attributes' => {
2738 
              'hdlNetAttributes' => [
2739 
              ],
2740 
            },
2741 
            'hdlType' => 'std_logic',
2742 
            'width' => 1,
2743 
          },
2744 
          'sysgen_dut_to_register29_en' => {
2745 
            'attributes' => {
2746 
              'hdlNetAttributes' => [
2747 
              ],
2748 
            },
2749 
            'hdlType' => 'std_logic',
2750 
            'width' => 1,
2751 
          },
2752 
          'sysgen_dut_to_register2_ce' => {
2753 
            'attributes' => {
2754 
              'hdlNetAttributes' => [
2755 
              ],
2756 
            },
2757 
            'hdlType' => 'std_logic',
2758 
            'width' => 1,
2759 
          },
2760 
          'sysgen_dut_to_register2_ce_x0' => {
2761 
            'attributes' => {
2762 
              'hdlNetAttributes' => [
2763 
              ],
2764 
            },
2765 
            'hdlType' => 'std_logic',
2766 
            'width' => 1,
2767 
          },
2768 
          'sysgen_dut_to_register2_clk' => {
2769 
            'attributes' => {
2770 
              'hdlNetAttributes' => [
2771 
              ],
2772 
            },
2773 
            'hdlType' => 'std_logic',
2774 
            'width' => 1,
2775 
          },
2776 
          'sysgen_dut_to_register2_clk_x0' => {
2777 
            'attributes' => {
2778 
              'hdlNetAttributes' => [
2779 
              ],
2780 
            },
2781 
            'hdlType' => 'std_logic',
2782 
            'width' => 1,
2783 
          },
2784 
          'sysgen_dut_to_register2_clr' => {
2785 
            'attributes' => {
2786 
              'hdlNetAttributes' => [
2787 
              ],
2788 
            },
2789 
            'hdlType' => 'std_logic',
2790 
            'width' => 1,
2791 
          },
2792 
          'sysgen_dut_to_register2_clr_x0' => {
2793 
            'attributes' => {
2794 
              'hdlNetAttributes' => [
2795 
              ],
2796 
            },
2797 
            'hdlType' => 'std_logic',
2798 
            'width' => 1,
2799 
          },
2800 
          'sysgen_dut_to_register2_data_in' => {
2801 
            'attributes' => {
2802 
              'hdlNetAttributes' => [
2803 
              ],
2804 
            },
2805 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2806 
            'width' => 32,
2807 
          },
2808 
          'sysgen_dut_to_register2_data_in_x0' => {
2809 
            'attributes' => {
2810 
              'hdlNetAttributes' => [
2811 
              ],
2812 
            },
2813 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2814 
            'width' => 32,
2815 
          },
2816 
          'sysgen_dut_to_register2_en' => {
2817 
            'attributes' => {
2818 
              'hdlNetAttributes' => [
2819 
              ],
2820 
            },
2821 
            'hdlType' => 'std_logic',
2822 
            'width' => 1,
2823 
          },
2824 
          'sysgen_dut_to_register2_en_x0' => {
2825 
            'attributes' => {
2826 
              'hdlNetAttributes' => [
2827 
              ],
2828 
            },
2829 
            'hdlType' => 'std_logic',
2830 
            'width' => 1,
2831 
          },
2832 
          'sysgen_dut_to_register30_ce' => {
2833 
            'attributes' => {
2834 
              'hdlNetAttributes' => [
2835 
              ],
2836 
            },
2837 
            'hdlType' => 'std_logic',
2838 
            'width' => 1,
2839 
          },
2840 
          'sysgen_dut_to_register30_clk' => {
2841 
            'attributes' => {
2842 
              'hdlNetAttributes' => [
2843 
              ],
2844 
            },
2845 
            'hdlType' => 'std_logic',
2846 
            'width' => 1,
2847 
          },
2848 
          'sysgen_dut_to_register30_clr' => {
2849 
            'attributes' => {
2850 
              'hdlNetAttributes' => [
2851 
              ],
2852 
            },
2853 
            'hdlType' => 'std_logic',
2854 
            'width' => 1,
2855 
          },
2856 
          'sysgen_dut_to_register30_data_in' => {
2857 
            'attributes' => {
2858 
              'hdlNetAttributes' => [
2859 
              ],
2860 
            },
2861 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2862 
            'width' => 32,
2863 
          },
2864 
          'sysgen_dut_to_register30_en' => {
2865 
            'attributes' => {
2866 
              'hdlNetAttributes' => [
2867 
              ],
2868 
            },
2869 
            'hdlType' => 'std_logic',
2870 
            'width' => 1,
2871 
          },
2872 
          'sysgen_dut_to_register31_ce' => {
2873 
            'attributes' => {
2874 
              'hdlNetAttributes' => [
2875 
              ],
2876 
            },
2877 
            'hdlType' => 'std_logic',
2878 
            'width' => 1,
2879 
          },
2880 
          'sysgen_dut_to_register31_clk' => {
2881 
            'attributes' => {
2882 
              'hdlNetAttributes' => [
2883 
              ],
2884 
            },
2885 
            'hdlType' => 'std_logic',
2886 
            'width' => 1,
2887 
          },
2888 
          'sysgen_dut_to_register31_clr' => {
2889 
            'attributes' => {
2890 
              'hdlNetAttributes' => [
2891 
              ],
2892 
            },
2893 
            'hdlType' => 'std_logic',
2894 
            'width' => 1,
2895 
          },
2896 
          'sysgen_dut_to_register31_data_in' => {
2897 
            'attributes' => {
2898 
              'hdlNetAttributes' => [
2899 
              ],
2900 
            },
2901 
            'hdlType' => 'std_logic',
2902 
            'width' => 1,
2903 
          },
2904 
          'sysgen_dut_to_register31_en' => {
2905 
            'attributes' => {
2906 
              'hdlNetAttributes' => [
2907 
              ],
2908 
            },
2909 
            'hdlType' => 'std_logic',
2910 
            'width' => 1,
2911 
          },
2912 
          'sysgen_dut_to_register32_ce' => {
2913 
            'attributes' => {
2914 
              'hdlNetAttributes' => [
2915 
              ],
2916 
            },
2917 
            'hdlType' => 'std_logic',
2918 
            'width' => 1,
2919 
          },
2920 
          'sysgen_dut_to_register32_clk' => {
2921 
            'attributes' => {
2922 
              'hdlNetAttributes' => [
2923 
              ],
2924 
            },
2925 
            'hdlType' => 'std_logic',
2926 
            'width' => 1,
2927 
          },
2928 
          'sysgen_dut_to_register32_clr' => {
2929 
            'attributes' => {
2930 
              'hdlNetAttributes' => [
2931 
              ],
2932 
            },
2933 
            'hdlType' => 'std_logic',
2934 
            'width' => 1,
2935 
          },
2936 
          'sysgen_dut_to_register32_data_in' => {
2937 
            'attributes' => {
2938 
              'hdlNetAttributes' => [
2939 
              ],
2940 
            },
2941 
            'hdlType' => 'std_logic_vector(31 downto 0)',
2942 
            'width' => 32,
2943 
          },
2944 
          'sysgen_dut_to_register32_en' => {
2945 
            'attributes' => {
2946 
              'hdlNetAttributes' => [
2947 
              ],
2948 
            },
2949 
            'hdlType' => 'std_logic',
2950 
            'width' => 1,
2951 
          },
2952 
          'sysgen_dut_to_register33_ce' => {
2953 
            'attributes' => {
2954 
              'hdlNetAttributes' => [
2955 
              ],
2956 
            },
2957 
            'hdlType' => 'std_logic',
2958 
            'width' => 1,
2959 
          },
2960 
          'sysgen_dut_to_register33_clk' => {
2961 
            'attributes' => {
2962 
              'hdlNetAttributes' => [
2963 
              ],
2964 
            },
2965 
            'hdlType' => 'std_logic',
2966 
            'width' => 1,
2967 
          },
2968 
          'sysgen_dut_to_register33_clr' => {
2969 
            'attributes' => {
2970 
              'hdlNetAttributes' => [
2971 
              ],
2972 
            },
2973 
            'hdlType' => 'std_logic',
2974 
            'width' => 1,
2975 
          },
2976 
          'sysgen_dut_to_register33_data_in' => {
2977 
            'attributes' => {
2978 
              'hdlNetAttributes' => [
2979 
              ],
2980 
            },
2981 
            'hdlType' => 'std_logic',
2982 
            'width' => 1,
2983 
          },
2984 
          'sysgen_dut_to_register33_en' => {
2985 
            'attributes' => {
2986 
              'hdlNetAttributes' => [
2987 
              ],
2988 
            },
2989 
            'hdlType' => 'std_logic',
2990 
            'width' => 1,
2991 
          },
2992 
          'sysgen_dut_to_register34_ce' => {
2993 
            'attributes' => {
2994 
              'hdlNetAttributes' => [
2995 
              ],
2996 
            },
2997 
            'hdlType' => 'std_logic',
2998 
            'width' => 1,
2999 
          },
3000 
          'sysgen_dut_to_register34_clk' => {
3001 
            'attributes' => {
3002 
              'hdlNetAttributes' => [
3003 
              ],
3004 
            },
3005 
            'hdlType' => 'std_logic',
3006 
            'width' => 1,
3007 
          },
3008 
          'sysgen_dut_to_register34_clr' => {
3009 
            'attributes' => {
3010 
              'hdlNetAttributes' => [
3011 
              ],
3012 
            },
3013 
            'hdlType' => 'std_logic',
3014 
            'width' => 1,
3015 
          },
3016 
          'sysgen_dut_to_register34_data_in' => {
3017 
            'attributes' => {
3018 
              'hdlNetAttributes' => [
3019 
              ],
3020 
            },
3021 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3022 
            'width' => 32,
3023 
          },
3024 
          'sysgen_dut_to_register34_en' => {
3025 
            'attributes' => {
3026 
              'hdlNetAttributes' => [
3027 
              ],
3028 
            },
3029 
            'hdlType' => 'std_logic',
3030 
            'width' => 1,
3031 
          },
3032 
          'sysgen_dut_to_register3_ce' => {
3033 
            'attributes' => {
3034 
              'hdlNetAttributes' => [
3035 
              ],
3036 
            },
3037 
            'hdlType' => 'std_logic',
3038 
            'width' => 1,
3039 
          },
3040 
          'sysgen_dut_to_register3_ce_x0' => {
3041 
            'attributes' => {
3042 
              'hdlNetAttributes' => [
3043 
              ],
3044 
            },
3045 
            'hdlType' => 'std_logic',
3046 
            'width' => 1,
3047 
          },
3048 
          'sysgen_dut_to_register3_clk' => {
3049 
            'attributes' => {
3050 
              'hdlNetAttributes' => [
3051 
              ],
3052 
            },
3053 
            'hdlType' => 'std_logic',
3054 
            'width' => 1,
3055 
          },
3056 
          'sysgen_dut_to_register3_clk_x0' => {
3057 
            'attributes' => {
3058 
              'hdlNetAttributes' => [
3059 
              ],
3060 
            },
3061 
            'hdlType' => 'std_logic',
3062 
            'width' => 1,
3063 
          },
3064 
          'sysgen_dut_to_register3_clr' => {
3065 
            'attributes' => {
3066 
              'hdlNetAttributes' => [
3067 
              ],
3068 
            },
3069 
            'hdlType' => 'std_logic',
3070 
            'width' => 1,
3071 
          },
3072 
          'sysgen_dut_to_register3_clr_x0' => {
3073 
            'attributes' => {
3074 
              'hdlNetAttributes' => [
3075 
              ],
3076 
            },
3077 
            'hdlType' => 'std_logic',
3078 
            'width' => 1,
3079 
          },
3080 
          'sysgen_dut_to_register3_data_in' => {
3081 
            'attributes' => {
3082 
              'hdlNetAttributes' => [
3083 
              ],
3084 
            },
3085 
            'hdlType' => 'std_logic',
3086 
            'width' => 1,
3087 
          },
3088 
          'sysgen_dut_to_register3_data_in_x0' => {
3089 
            'attributes' => {
3090 
              'hdlNetAttributes' => [
3091 
              ],
3092 
            },
3093 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3094 
            'width' => 32,
3095 
          },
3096 
          'sysgen_dut_to_register3_en' => {
3097 
            'attributes' => {
3098 
              'hdlNetAttributes' => [
3099 
              ],
3100 
            },
3101 
            'hdlType' => 'std_logic',
3102 
            'width' => 1,
3103 
          },
3104 
          'sysgen_dut_to_register3_en_x0' => {
3105 
            'attributes' => {
3106 
              'hdlNetAttributes' => [
3107 
              ],
3108 
            },
3109 
            'hdlType' => 'std_logic',
3110 
            'width' => 1,
3111 
          },
3112 
          'sysgen_dut_to_register4_ce' => {
3113 
            'attributes' => {
3114 
              'hdlNetAttributes' => [
3115 
              ],
3116 
            },
3117 
            'hdlType' => 'std_logic',
3118 
            'width' => 1,
3119 
          },
3120 
          'sysgen_dut_to_register4_ce_x0' => {
3121 
            'attributes' => {
3122 
              'hdlNetAttributes' => [
3123 
              ],
3124 
            },
3125 
            'hdlType' => 'std_logic',
3126 
            'width' => 1,
3127 
          },
3128 
          'sysgen_dut_to_register4_clk' => {
3129 
            'attributes' => {
3130 
              'hdlNetAttributes' => [
3131 
              ],
3132 
            },
3133 
            'hdlType' => 'std_logic',
3134 
            'width' => 1,
3135 
          },
3136 
          'sysgen_dut_to_register4_clk_x0' => {
3137 
            'attributes' => {
3138 
              'hdlNetAttributes' => [
3139 
              ],
3140 
            },
3141 
            'hdlType' => 'std_logic',
3142 
            'width' => 1,
3143 
          },
3144 
          'sysgen_dut_to_register4_clr' => {
3145 
            'attributes' => {
3146 
              'hdlNetAttributes' => [
3147 
              ],
3148 
            },
3149 
            'hdlType' => 'std_logic',
3150 
            'width' => 1,
3151 
          },
3152 
          'sysgen_dut_to_register4_clr_x0' => {
3153 
            'attributes' => {
3154 
              'hdlNetAttributes' => [
3155 
              ],
3156 
            },
3157 
            'hdlType' => 'std_logic',
3158 
            'width' => 1,
3159 
          },
3160 
          'sysgen_dut_to_register4_data_in' => {
3161 
            'attributes' => {
3162 
              'hdlNetAttributes' => [
3163 
              ],
3164 
            },
3165 
            'hdlType' => 'std_logic',
3166 
            'width' => 1,
3167 
          },
3168 
          'sysgen_dut_to_register4_data_in_x0' => {
3169 
            'attributes' => {
3170 
              'hdlNetAttributes' => [
3171 
              ],
3172 
            },
3173 
            'hdlType' => 'std_logic',
3174 
            'width' => 1,
3175 
          },
3176 
          'sysgen_dut_to_register4_en' => {
3177 
            'attributes' => {
3178 
              'hdlNetAttributes' => [
3179 
              ],
3180 
            },
3181 
            'hdlType' => 'std_logic',
3182 
            'width' => 1,
3183 
          },
3184 
          'sysgen_dut_to_register4_en_x0' => {
3185 
            'attributes' => {
3186 
              'hdlNetAttributes' => [
3187 
              ],
3188 
            },
3189 
            'hdlType' => 'std_logic',
3190 
            'width' => 1,
3191 
          },
3192 
          'sysgen_dut_to_register5_ce' => {
3193 
            'attributes' => {
3194 
              'hdlNetAttributes' => [
3195 
              ],
3196 
            },
3197 
            'hdlType' => 'std_logic',
3198 
            'width' => 1,
3199 
          },
3200 
          'sysgen_dut_to_register5_ce_x0' => {
3201 
            'attributes' => {
3202 
              'hdlNetAttributes' => [
3203 
              ],
3204 
            },
3205 
            'hdlType' => 'std_logic',
3206 
            'width' => 1,
3207 
          },
3208 
          'sysgen_dut_to_register5_clk' => {
3209 
            'attributes' => {
3210 
              'hdlNetAttributes' => [
3211 
              ],
3212 
            },
3213 
            'hdlType' => 'std_logic',
3214 
            'width' => 1,
3215 
          },
3216 
          'sysgen_dut_to_register5_clk_x0' => {
3217 
            'attributes' => {
3218 
              'hdlNetAttributes' => [
3219 
              ],
3220 
            },
3221 
            'hdlType' => 'std_logic',
3222 
            'width' => 1,
3223 
          },
3224 
          'sysgen_dut_to_register5_clr' => {
3225 
            'attributes' => {
3226 
              'hdlNetAttributes' => [
3227 
              ],
3228 
            },
3229 
            'hdlType' => 'std_logic',
3230 
            'width' => 1,
3231 
          },
3232 
          'sysgen_dut_to_register5_clr_x0' => {
3233 
            'attributes' => {
3234 
              'hdlNetAttributes' => [
3235 
              ],
3236 
            },
3237 
            'hdlType' => 'std_logic',
3238 
            'width' => 1,
3239 
          },
3240 
          'sysgen_dut_to_register5_data_in' => {
3241 
            'attributes' => {
3242 
              'hdlNetAttributes' => [
3243 
              ],
3244 
            },
3245 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3246 
            'width' => 32,
3247 
          },
3248 
          'sysgen_dut_to_register5_data_in_x0' => {
3249 
            'attributes' => {
3250 
              'hdlNetAttributes' => [
3251 
              ],
3252 
            },
3253 
            'hdlType' => 'std_logic',
3254 
            'width' => 1,
3255 
          },
3256 
          'sysgen_dut_to_register5_en' => {
3257 
            'attributes' => {
3258 
              'hdlNetAttributes' => [
3259 
              ],
3260 
            },
3261 
            'hdlType' => 'std_logic',
3262 
            'width' => 1,
3263 
          },
3264 
          'sysgen_dut_to_register5_en_x0' => {
3265 
            'attributes' => {
3266 
              'hdlNetAttributes' => [
3267 
              ],
3268 
            },
3269 
            'hdlType' => 'std_logic',
3270 
            'width' => 1,
3271 
          },
3272 
          'sysgen_dut_to_register6_ce' => {
3273 
            'attributes' => {
3274 
              'hdlNetAttributes' => [
3275 
              ],
3276 
            },
3277 
            'hdlType' => 'std_logic',
3278 
            'width' => 1,
3279 
          },
3280 
          'sysgen_dut_to_register6_ce_x0' => {
3281 
            'attributes' => {
3282 
              'hdlNetAttributes' => [
3283 
              ],
3284 
            },
3285 
            'hdlType' => 'std_logic',
3286 
            'width' => 1,
3287 
          },
3288 
          'sysgen_dut_to_register6_clk' => {
3289 
            'attributes' => {
3290 
              'hdlNetAttributes' => [
3291 
              ],
3292 
            },
3293 
            'hdlType' => 'std_logic',
3294 
            'width' => 1,
3295 
          },
3296 
          'sysgen_dut_to_register6_clk_x0' => {
3297 
            'attributes' => {
3298 
              'hdlNetAttributes' => [
3299 
              ],
3300 
            },
3301 
            'hdlType' => 'std_logic',
3302 
            'width' => 1,
3303 
          },
3304 
          'sysgen_dut_to_register6_clr' => {
3305 
            'attributes' => {
3306 
              'hdlNetAttributes' => [
3307 
              ],
3308 
            },
3309 
            'hdlType' => 'std_logic',
3310 
            'width' => 1,
3311 
          },
3312 
          'sysgen_dut_to_register6_clr_x0' => {
3313 
            'attributes' => {
3314 
              'hdlNetAttributes' => [
3315 
              ],
3316 
            },
3317 
            'hdlType' => 'std_logic',
3318 
            'width' => 1,
3319 
          },
3320 
          'sysgen_dut_to_register6_data_in' => {
3321 
            'attributes' => {
3322 
              'hdlNetAttributes' => [
3323 
              ],
3324 
            },
3325 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3326 
            'width' => 32,
3327 
          },
3328 
          'sysgen_dut_to_register6_data_in_x0' => {
3329 
            'attributes' => {
3330 
              'hdlNetAttributes' => [
3331 
              ],
3332 
            },
3333 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3334 
            'width' => 32,
3335 
          },
3336 
          'sysgen_dut_to_register6_en' => {
3337 
            'attributes' => {
3338 
              'hdlNetAttributes' => [
3339 
              ],
3340 
            },
3341 
            'hdlType' => 'std_logic',
3342 
            'width' => 1,
3343 
          },
3344 
          'sysgen_dut_to_register6_en_x0' => {
3345 
            'attributes' => {
3346 
              'hdlNetAttributes' => [
3347 
              ],
3348 
            },
3349 
            'hdlType' => 'std_logic',
3350 
            'width' => 1,
3351 
          },
3352 
          'sysgen_dut_to_register7_ce' => {
3353 
            'attributes' => {
3354 
              'hdlNetAttributes' => [
3355 
              ],
3356 
            },
3357 
            'hdlType' => 'std_logic',
3358 
            'width' => 1,
3359 
          },
3360 
          'sysgen_dut_to_register7_ce_x0' => {
3361 
            'attributes' => {
3362 
              'hdlNetAttributes' => [
3363 
              ],
3364 
            },
3365 
            'hdlType' => 'std_logic',
3366 
            'width' => 1,
3367 
          },
3368 
          'sysgen_dut_to_register7_clk' => {
3369 
            'attributes' => {
3370 
              'hdlNetAttributes' => [
3371 
              ],
3372 
            },
3373 
            'hdlType' => 'std_logic',
3374 
            'width' => 1,
3375 
          },
3376 
          'sysgen_dut_to_register7_clk_x0' => {
3377 
            'attributes' => {
3378 
              'hdlNetAttributes' => [
3379 
              ],
3380 
            },
3381 
            'hdlType' => 'std_logic',
3382 
            'width' => 1,
3383 
          },
3384 
          'sysgen_dut_to_register7_clr' => {
3385 
            'attributes' => {
3386 
              'hdlNetAttributes' => [
3387 
              ],
3388 
            },
3389 
            'hdlType' => 'std_logic',
3390 
            'width' => 1,
3391 
          },
3392 
          'sysgen_dut_to_register7_clr_x0' => {
3393 
            'attributes' => {
3394 
              'hdlNetAttributes' => [
3395 
              ],
3396 
            },
3397 
            'hdlType' => 'std_logic',
3398 
            'width' => 1,
3399 
          },
3400 
          'sysgen_dut_to_register7_data_in' => {
3401 
            'attributes' => {
3402 
              'hdlNetAttributes' => [
3403 
              ],
3404 
            },
3405 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3406 
            'width' => 32,
3407 
          },
3408 
          'sysgen_dut_to_register7_data_in_x0' => {
3409 
            'attributes' => {
3410 
              'hdlNetAttributes' => [
3411 
              ],
3412 
            },
3413 
            'hdlType' => 'std_logic',
3414 
            'width' => 1,
3415 
          },
3416 
          'sysgen_dut_to_register7_en' => {
3417 
            'attributes' => {
3418 
              'hdlNetAttributes' => [
3419 
              ],
3420 
            },
3421 
            'hdlType' => 'std_logic',
3422 
            'width' => 1,
3423 
          },
3424 
          'sysgen_dut_to_register7_en_x0' => {
3425 
            'attributes' => {
3426 
              'hdlNetAttributes' => [
3427 
              ],
3428 
            },
3429 
            'hdlType' => 'std_logic',
3430 
            'width' => 1,
3431 
          },
3432 
          'sysgen_dut_to_register8_ce' => {
3433 
            'attributes' => {
3434 
              'hdlNetAttributes' => [
3435 
              ],
3436 
            },
3437 
            'hdlType' => 'std_logic',
3438 
            'width' => 1,
3439 
          },
3440 
          'sysgen_dut_to_register8_ce_x0' => {
3441 
            'attributes' => {
3442 
              'hdlNetAttributes' => [
3443 
              ],
3444 
            },
3445 
            'hdlType' => 'std_logic',
3446 
            'width' => 1,
3447 
          },
3448 
          'sysgen_dut_to_register8_clk' => {
3449 
            'attributes' => {
3450 
              'hdlNetAttributes' => [
3451 
              ],
3452 
            },
3453 
            'hdlType' => 'std_logic',
3454 
            'width' => 1,
3455 
          },
3456 
          'sysgen_dut_to_register8_clk_x0' => {
3457 
            'attributes' => {
3458 
              'hdlNetAttributes' => [
3459 
              ],
3460 
            },
3461 
            'hdlType' => 'std_logic',
3462 
            'width' => 1,
3463 
          },
3464 
          'sysgen_dut_to_register8_clr' => {
3465 
            'attributes' => {
3466 
              'hdlNetAttributes' => [
3467 
              ],
3468 
            },
3469 
            'hdlType' => 'std_logic',
3470 
            'width' => 1,
3471 
          },
3472 
          'sysgen_dut_to_register8_clr_x0' => {
3473 
            'attributes' => {
3474 
              'hdlNetAttributes' => [
3475 
              ],
3476 
            },
3477 
            'hdlType' => 'std_logic',
3478 
            'width' => 1,
3479 
          },
3480 
          'sysgen_dut_to_register8_data_in' => {
3481 
            'attributes' => {
3482 
              'hdlNetAttributes' => [
3483 
              ],
3484 
            },
3485 
            'hdlType' => 'std_logic',
3486 
            'width' => 1,
3487 
          },
3488 
          'sysgen_dut_to_register8_data_in_x0' => {
3489 
            'attributes' => {
3490 
              'hdlNetAttributes' => [
3491 
              ],
3492 
            },
3493 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3494 
            'width' => 32,
3495 
          },
3496 
          'sysgen_dut_to_register8_en' => {
3497 
            'attributes' => {
3498 
              'hdlNetAttributes' => [
3499 
              ],
3500 
            },
3501 
            'hdlType' => 'std_logic',
3502 
            'width' => 1,
3503 
          },
3504 
          'sysgen_dut_to_register8_en_x0' => {
3505 
            'attributes' => {
3506 
              'hdlNetAttributes' => [
3507 
              ],
3508 
            },
3509 
            'hdlType' => 'std_logic',
3510 
            'width' => 1,
3511 
          },
3512 
          'sysgen_dut_to_register9_ce' => {
3513 
            'attributes' => {
3514 
              'hdlNetAttributes' => [
3515 
              ],
3516 
            },
3517 
            'hdlType' => 'std_logic',
3518 
            'width' => 1,
3519 
          },
3520 
          'sysgen_dut_to_register9_ce_x0' => {
3521 
            'attributes' => {
3522 
              'hdlNetAttributes' => [
3523 
              ],
3524 
            },
3525 
            'hdlType' => 'std_logic',
3526 
            'width' => 1,
3527 
          },
3528 
          'sysgen_dut_to_register9_clk' => {
3529 
            'attributes' => {
3530 
              'hdlNetAttributes' => [
3531 
              ],
3532 
            },
3533 
            'hdlType' => 'std_logic',
3534 
            'width' => 1,
3535 
          },
3536 
          'sysgen_dut_to_register9_clk_x0' => {
3537 
            'attributes' => {
3538 
              'hdlNetAttributes' => [
3539 
              ],
3540 
            },
3541 
            'hdlType' => 'std_logic',
3542 
            'width' => 1,
3543 
          },
3544 
          'sysgen_dut_to_register9_clr' => {
3545 
            'attributes' => {
3546 
              'hdlNetAttributes' => [
3547 
              ],
3548 
            },
3549 
            'hdlType' => 'std_logic',
3550 
            'width' => 1,
3551 
          },
3552 
          'sysgen_dut_to_register9_clr_x0' => {
3553 
            'attributes' => {
3554 
              'hdlNetAttributes' => [
3555 
              ],
3556 
            },
3557 
            'hdlType' => 'std_logic',
3558 
            'width' => 1,
3559 
          },
3560 
          'sysgen_dut_to_register9_data_in' => {
3561 
            'attributes' => {
3562 
              'hdlNetAttributes' => [
3563 
              ],
3564 
            },
3565 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3566 
            'width' => 32,
3567 
          },
3568 
          'sysgen_dut_to_register9_data_in_x0' => {
3569 
            'attributes' => {
3570 
              'hdlNetAttributes' => [
3571 
              ],
3572 
            },
3573 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3574 
            'width' => 32,
3575 
          },
3576 
          'sysgen_dut_to_register9_en' => {
3577 
            'attributes' => {
3578 
              'hdlNetAttributes' => [
3579 
              ],
3580 
            },
3581 
            'hdlType' => 'std_logic',
3582 
            'width' => 1,
3583 
          },
3584 
          'sysgen_dut_to_register9_en_x0' => {
3585 
            'attributes' => {
3586 
              'hdlNetAttributes' => [
3587 
              ],
3588 
            },
3589 
            'hdlType' => 'std_logic',
3590 
            'width' => 1,
3591 
          },
3592 
          'sysgen_dut_to_register_ce' => {
3593 
            'attributes' => {
3594 
              'hdlNetAttributes' => [
3595 
              ],
3596 
            },
3597 
            'hdlType' => 'std_logic',
3598 
            'width' => 1,
3599 
          },
3600 
          'sysgen_dut_to_register_clk' => {
3601 
            'attributes' => {
3602 
              'hdlNetAttributes' => [
3603 
              ],
3604 
            },
3605 
            'hdlType' => 'std_logic',
3606 
            'width' => 1,
3607 
          },
3608 
          'sysgen_dut_to_register_clr' => {
3609 
            'attributes' => {
3610 
              'hdlNetAttributes' => [
3611 
              ],
3612 
            },
3613 
            'hdlType' => 'std_logic',
3614 
            'width' => 1,
3615 
          },
3616 
          'sysgen_dut_to_register_data_in' => {
3617 
            'attributes' => {
3618 
              'hdlNetAttributes' => [
3619 
              ],
3620 
            },
3621 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3622 
            'width' => 32,
3623 
          },
3624 
          'sysgen_dut_to_register_en' => {
3625 
            'attributes' => {
3626 
              'hdlNetAttributes' => [
3627 
              ],
3628 
            },
3629 
            'hdlType' => 'std_logic',
3630 
            'width' => 1,
3631 
          },
3632 
          'x' => {
3633 
            'attributes' => {
3634 
              'hdlNetAttributes' => [
3635 
              ],
3636 
            },
3637 
            'hdlType' => 'std_logic',
3638 
            'width' => 1,
3639 
          },
3640 
          'x_x0' => {
3641 
            'attributes' => {
3642 
              'hdlNetAttributes' => [
3643 
              ],
3644 
            },
3645 
            'hdlType' => 'std_logic',
3646 
            'width' => 1,
3647 
          },
3648 
          'x_x1' => {
3649 
            'attributes' => {
3650 
              'hdlNetAttributes' => [
3651 
              ],
3652 
            },
3653 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3654 
            'width' => 32,
3655 
          },
3656 
          'x_x10' => {
3657 
            'attributes' => {
3658 
              'hdlNetAttributes' => [
3659 
              ],
3660 
            },
3661 
            'hdlType' => 'std_logic',
3662 
            'width' => 1,
3663 
          },
3664 
          'x_x11' => {
3665 
            'attributes' => {
3666 
              'hdlNetAttributes' => [
3667 
              ],
3668 
            },
3669 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3670 
            'width' => 32,
3671 
          },
3672 
          'x_x12' => {
3673 
            'attributes' => {
3674 
              'hdlNetAttributes' => [
3675 
              ],
3676 
            },
3677 
            'hdlType' => 'std_logic',
3678 
            'width' => 1,
3679 
          },
3680 
          'x_x13' => {
3681 
            'attributes' => {
3682 
              'hdlNetAttributes' => [
3683 
              ],
3684 
            },
3685 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3686 
            'width' => 32,
3687 
          },
3688 
          'x_x14' => {
3689 
            'attributes' => {
3690 
              'hdlNetAttributes' => [
3691 
              ],
3692 
            },
3693 
            'hdlType' => 'std_logic',
3694 
            'width' => 1,
3695 
          },
3696 
          'x_x15' => {
3697 
            'attributes' => {
3698 
              'hdlNetAttributes' => [
3699 
              ],
3700 
            },
3701 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3702 
            'width' => 32,
3703 
          },
3704 
          'x_x16' => {
3705 
            'attributes' => {
3706 
              'hdlNetAttributes' => [
3707 
              ],
3708 
            },
3709 
            'hdlType' => 'std_logic',
3710 
            'width' => 1,
3711 
          },
3712 
          'x_x17' => {
3713 
            'attributes' => {
3714 
              'hdlNetAttributes' => [
3715 
              ],
3716 
            },
3717 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3718 
            'width' => 32,
3719 
          },
3720 
          'x_x18' => {
3721 
            'attributes' => {
3722 
              'hdlNetAttributes' => [
3723 
              ],
3724 
            },
3725 
            'hdlType' => 'std_logic',
3726 
            'width' => 1,
3727 
          },
3728 
          'x_x19' => {
3729 
            'attributes' => {
3730 
              'hdlNetAttributes' => [
3731 
              ],
3732 
            },
3733 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3734 
            'width' => 32,
3735 
          },
3736 
          'x_x2' => {
3737 
            'attributes' => {
3738 
              'hdlNetAttributes' => [
3739 
              ],
3740 
            },
3741 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3742 
            'width' => 32,
3743 
          },
3744 
          'x_x20' => {
3745 
            'attributes' => {
3746 
              'hdlNetAttributes' => [
3747 
              ],
3748 
            },
3749 
            'hdlType' => 'std_logic',
3750 
            'width' => 1,
3751 
          },
3752 
          'x_x21' => {
3753 
            'attributes' => {
3754 
              'hdlNetAttributes' => [
3755 
              ],
3756 
            },
3757 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3758 
            'width' => 32,
3759 
          },
3760 
          'x_x22' => {
3761 
            'attributes' => {
3762 
              'hdlNetAttributes' => [
3763 
              ],
3764 
            },
3765 
            'hdlType' => 'std_logic',
3766 
            'width' => 1,
3767 
          },
3768 
          'x_x23' => {
3769 
            'attributes' => {
3770 
              'hdlNetAttributes' => [
3771 
              ],
3772 
            },
3773 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3774 
            'width' => 32,
3775 
          },
3776 
          'x_x24' => {
3777 
            'attributes' => {
3778 
              'hdlNetAttributes' => [
3779 
              ],
3780 
            },
3781 
            'hdlType' => 'std_logic',
3782 
            'width' => 1,
3783 
          },
3784 
          'x_x25' => {
3785 
            'attributes' => {
3786 
              'hdlNetAttributes' => [
3787 
              ],
3788 
            },
3789 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3790 
            'width' => 32,
3791 
          },
3792 
          'x_x26' => {
3793 
            'attributes' => {
3794 
              'hdlNetAttributes' => [
3795 
              ],
3796 
            },
3797 
            'hdlType' => 'std_logic',
3798 
            'width' => 1,
3799 
          },
3800 
          'x_x27' => {
3801 
            'attributes' => {
3802 
              'hdlNetAttributes' => [
3803 
              ],
3804 
            },
3805 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3806 
            'width' => 32,
3807 
          },
3808 
          'x_x28' => {
3809 
            'attributes' => {
3810 
              'hdlNetAttributes' => [
3811 
              ],
3812 
            },
3813 
            'hdlType' => 'std_logic',
3814 
            'width' => 1,
3815 
          },
3816 
          'x_x29' => {
3817 
            'attributes' => {
3818 
              'hdlNetAttributes' => [
3819 
              ],
3820 
            },
3821 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3822 
            'width' => 32,
3823 
          },
3824 
          'x_x3' => {
3825 
            'attributes' => {
3826 
              'hdlNetAttributes' => [
3827 
              ],
3828 
            },
3829 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3830 
            'width' => 32,
3831 
          },
3832 
          'x_x30' => {
3833 
            'attributes' => {
3834 
              'hdlNetAttributes' => [
3835 
              ],
3836 
            },
3837 
            'hdlType' => 'std_logic',
3838 
            'width' => 1,
3839 
          },
3840 
          'x_x31' => {
3841 
            'attributes' => {
3842 
              'hdlNetAttributes' => [
3843 
              ],
3844 
            },
3845 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3846 
            'width' => 32,
3847 
          },
3848 
          'x_x32' => {
3849 
            'attributes' => {
3850 
              'hdlNetAttributes' => [
3851 
              ],
3852 
            },
3853 
            'hdlType' => 'std_logic',
3854 
            'width' => 1,
3855 
          },
3856 
          'x_x33' => {
3857 
            'attributes' => {
3858 
              'hdlNetAttributes' => [
3859 
              ],
3860 
            },
3861 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3862 
            'width' => 32,
3863 
          },
3864 
          'x_x34' => {
3865 
            'attributes' => {
3866 
              'hdlNetAttributes' => [
3867 
              ],
3868 
            },
3869 
            'hdlType' => 'std_logic',
3870 
            'width' => 1,
3871 
          },
3872 
          'x_x35' => {
3873 
            'attributes' => {
3874 
              'hdlNetAttributes' => [
3875 
              ],
3876 
            },
3877 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3878 
            'width' => 32,
3879 
          },
3880 
          'x_x36' => {
3881 
            'attributes' => {
3882 
              'hdlNetAttributes' => [
3883 
              ],
3884 
            },
3885 
            'hdlType' => 'std_logic',
3886 
            'width' => 1,
3887 
          },
3888 
          'x_x37' => {
3889 
            'attributes' => {
3890 
              'hdlNetAttributes' => [
3891 
              ],
3892 
            },
3893 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3894 
            'width' => 32,
3895 
          },
3896 
          'x_x38' => {
3897 
            'attributes' => {
3898 
              'hdlNetAttributes' => [
3899 
              ],
3900 
            },
3901 
            'hdlType' => 'std_logic',
3902 
            'width' => 1,
3903 
          },
3904 
          'x_x39' => {
3905 
            'attributes' => {
3906 
              'hdlNetAttributes' => [
3907 
              ],
3908 
            },
3909 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3910 
            'width' => 32,
3911 
          },
3912 
          'x_x4' => {
3913 
            'attributes' => {
3914 
              'hdlNetAttributes' => [
3915 
              ],
3916 
            },
3917 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3918 
            'width' => 32,
3919 
          },
3920 
          'x_x40' => {
3921 
            'attributes' => {
3922 
              'hdlNetAttributes' => [
3923 
              ],
3924 
            },
3925 
            'hdlType' => 'std_logic',
3926 
            'width' => 1,
3927 
          },
3928 
          'x_x41' => {
3929 
            'attributes' => {
3930 
              'hdlNetAttributes' => [
3931 
              ],
3932 
            },
3933 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3934 
            'width' => 32,
3935 
          },
3936 
          'x_x42' => {
3937 
            'attributes' => {
3938 
              'hdlNetAttributes' => [
3939 
              ],
3940 
            },
3941 
            'hdlType' => 'std_logic',
3942 
            'width' => 1,
3943 
          },
3944 
          'x_x43' => {
3945 
            'attributes' => {
3946 
              'hdlNetAttributes' => [
3947 
              ],
3948 
            },
3949 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3950 
            'width' => 32,
3951 
          },
3952 
          'x_x44' => {
3953 
            'attributes' => {
3954 
              'hdlNetAttributes' => [
3955 
              ],
3956 
            },
3957 
            'hdlType' => 'std_logic',
3958 
            'width' => 1,
3959 
          },
3960 
          'x_x45' => {
3961 
            'attributes' => {
3962 
              'hdlNetAttributes' => [
3963 
              ],
3964 
            },
3965 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3966 
            'width' => 32,
3967 
          },
3968 
          'x_x46' => {
3969 
            'attributes' => {
3970 
              'hdlNetAttributes' => [
3971 
              ],
3972 
            },
3973 
            'hdlType' => 'std_logic',
3974 
            'width' => 1,
3975 
          },
3976 
          'x_x47' => {
3977 
            'attributes' => {
3978 
              'hdlNetAttributes' => [
3979 
              ],
3980 
            },
3981 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3982 
            'width' => 32,
3983 
          },
3984 
          'x_x48' => {
3985 
            'attributes' => {
3986 
              'hdlNetAttributes' => [
3987 
              ],
3988 
            },
3989 
            'hdlType' => 'std_logic',
3990 
            'width' => 1,
3991 
          },
3992 
          'x_x49' => {
3993 
            'attributes' => {
3994 
              'hdlNetAttributes' => [
3995 
              ],
3996 
            },
3997 
            'hdlType' => 'std_logic_vector(31 downto 0)',
3998 
            'width' => 32,
3999 
          },
4000 
          'x_x5' => {
4001 
            'attributes' => {
4002 
              'hdlNetAttributes' => [
4003 
              ],
4004 
            },
4005 
            'hdlType' => 'std_logic',
4006 
            'width' => 1,
4007 
          },
4008 
          'x_x50' => {
4009 
            'attributes' => {
4010 
              'hdlNetAttributes' => [
4011 
              ],
4012 
            },
4013 
            'hdlType' => 'std_logic',
4014 
            'width' => 1,
4015 
          },
4016 
          'x_x51' => {
4017 
            'attributes' => {
4018 
              'hdlNetAttributes' => [
4019 
              ],
4020 
            },
4021 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4022 
            'width' => 32,
4023 
          },
4024 
          'x_x52' => {
4025 
            'attributes' => {
4026 
              'hdlNetAttributes' => [
4027 
              ],
4028 
            },
4029 
            'hdlType' => 'std_logic',
4030 
            'width' => 1,
4031 
          },
4032 
          'x_x53' => {
4033 
            'attributes' => {
4034 
              'hdlNetAttributes' => [
4035 
              ],
4036 
            },
4037 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4038 
            'width' => 32,
4039 
          },
4040 
          'x_x54' => {
4041 
            'attributes' => {
4042 
              'hdlNetAttributes' => [
4043 
              ],
4044 
            },
4045 
            'hdlType' => 'std_logic',
4046 
            'width' => 1,
4047 
          },
4048 
          'x_x55' => {
4049 
            'attributes' => {
4050 
              'hdlNetAttributes' => [
4051 
              ],
4052 
            },
4053 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4054 
            'width' => 32,
4055 
          },
4056 
          'x_x56' => {
4057 
            'attributes' => {
4058 
              'hdlNetAttributes' => [
4059 
              ],
4060 
            },
4061 
            'hdlType' => 'std_logic',
4062 
            'width' => 1,
4063 
          },
4064 
          'x_x57' => {
4065 
            'attributes' => {
4066 
              'hdlNetAttributes' => [
4067 
              ],
4068 
            },
4069 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4070 
            'width' => 32,
4071 
          },
4072 
          'x_x58' => {
4073 
            'attributes' => {
4074 
              'hdlNetAttributes' => [
4075 
              ],
4076 
            },
4077 
            'hdlType' => 'std_logic',
4078 
            'width' => 1,
4079 
          },
4080 
          'x_x59' => {
4081 
            'attributes' => {
4082 
              'hdlNetAttributes' => [
4083 
              ],
4084 
            },
4085 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4086 
            'width' => 32,
4087 
          },
4088 
          'x_x6' => {
4089 
            'attributes' => {
4090 
              'hdlNetAttributes' => [
4091 
              ],
4092 
            },
4093 
            'hdlType' => 'std_logic',
4094 
            'width' => 1,
4095 
          },
4096 
          'x_x60' => {
4097 
            'attributes' => {
4098 
              'hdlNetAttributes' => [
4099 
              ],
4100 
            },
4101 
            'hdlType' => 'std_logic',
4102 
            'width' => 1,
4103 
          },
4104 
          'x_x61' => {
4105 
            'attributes' => {
4106 
              'hdlNetAttributes' => [
4107 
              ],
4108 
            },
4109 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4110 
            'width' => 32,
4111 
          },
4112 
          'x_x62' => {
4113 
            'attributes' => {
4114 
              'hdlNetAttributes' => [
4115 
              ],
4116 
            },
4117 
            'hdlType' => 'std_logic',
4118 
            'width' => 1,
4119 
          },
4120 
          'x_x63' => {
4121 
            'attributes' => {
4122 
              'hdlNetAttributes' => [
4123 
              ],
4124 
            },
4125 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4126 
            'width' => 12,
4127 
          },
4128 
          'x_x64' => {
4129 
            'attributes' => {
4130 
              'hdlNetAttributes' => [
4131 
              ],
4132 
            },
4133 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4134 
            'width' => 64,
4135 
          },
4136 
          'x_x65' => {
4137 
            'attributes' => {
4138 
              'hdlNetAttributes' => [
4139 
              ],
4140 
            },
4141 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4142 
            'width' => 12,
4143 
          },
4144 
          'x_x66' => {
4145 
            'attributes' => {
4146 
              'hdlNetAttributes' => [
4147 
              ],
4148 
            },
4149 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4150 
            'width' => 64,
4151 
          },
4152 
          'x_x67' => {
4153 
            'attributes' => {
4154 
              'hdlNetAttributes' => [
4155 
              ],
4156 
            },
4157 
            'hdlType' => 'std_logic_vector(7 downto 0)',
4158 
            'width' => 8,
4159 
          },
4160 
          'x_x68' => {
4161 
            'attributes' => {
4162 
              'hdlNetAttributes' => [
4163 
              ],
4164 
            },
4165 
            'hdlType' => 'std_logic',
4166 
            'width' => 1,
4167 
          },
4168 
          'x_x69' => {
4169 
            'attributes' => {
4170 
              'hdlNetAttributes' => [
4171 
              ],
4172 
            },
4173 
            'hdlType' => 'std_logic',
4174 
            'width' => 1,
4175 
          },
4176 
          'x_x7' => {
4177 
            'attributes' => {
4178 
              'hdlNetAttributes' => [
4179 
              ],
4180 
            },
4181 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4182 
            'width' => 32,
4183 
          },
4184 
          'x_x70' => {
4185 
            'attributes' => {
4186 
              'hdlNetAttributes' => [
4187 
              ],
4188 
            },
4189 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4190 
            'width' => 15,
4191 
          },
4192 
          'x_x71' => {
4193 
            'attributes' => {
4194 
              'hdlNetAttributes' => [
4195 
              ],
4196 
            },
4197 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4198 
            'width' => 72,
4199 
          },
4200 
          'x_x72' => {
4201 
            'attributes' => {
4202 
              'hdlNetAttributes' => [
4203 
              ],
4204 
            },
4205 
            'hdlType' => 'std_logic',
4206 
            'width' => 1,
4207 
          },
4208 
          'x_x73' => {
4209 
            'attributes' => {
4210 
              'hdlNetAttributes' => [
4211 
              ],
4212 
            },
4213 
            'hdlType' => 'std_logic',
4214 
            'width' => 1,
4215 
          },
4216 
          'x_x74' => {
4217 
            'attributes' => {
4218 
              'hdlNetAttributes' => [
4219 
              ],
4220 
            },
4221 
            'hdlType' => 'std_logic',
4222 
            'width' => 1,
4223 
          },
4224 
          'x_x75' => {
4225 
            'attributes' => {
4226 
              'hdlNetAttributes' => [
4227 
              ],
4228 
            },
4229 
            'hdlType' => 'std_logic',
4230 
            'width' => 1,
4231 
          },
4232 
          'x_x76' => {
4233 
            'attributes' => {
4234 
              'hdlNetAttributes' => [
4235 
              ],
4236 
            },
4237 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4238 
            'width' => 15,
4239 
          },
4240 
          'x_x77' => {
4241 
            'attributes' => {
4242 
              'hdlNetAttributes' => [
4243 
              ],
4244 
            },
4245 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4246 
            'width' => 72,
4247 
          },
4248 
          'x_x78' => {
4249 
            'attributes' => {
4250 
              'hdlNetAttributes' => [
4251 
              ],
4252 
            },
4253 
            'hdlType' => 'std_logic',
4254 
            'width' => 1,
4255 
          },
4256 
          'x_x79' => {
4257 
            'attributes' => {
4258 
              'hdlNetAttributes' => [
4259 
              ],
4260 
            },
4261 
            'hdlType' => 'std_logic',
4262 
            'width' => 1,
4263 
          },
4264 
          'x_x8' => {
4265 
            'attributes' => {
4266 
              'hdlNetAttributes' => [
4267 
              ],
4268 
            },
4269 
            'hdlType' => 'std_logic',
4270 
            'width' => 1,
4271 
          },
4272 
          'x_x80' => {
4273 
            'attributes' => {
4274 
              'hdlNetAttributes' => [
4275 
              ],
4276 
            },
4277 
            'hdlType' => 'std_logic',
4278 
            'width' => 1,
4279 
          },
4280 
          'x_x81' => {
4281 
            'attributes' => {
4282 
              'hdlNetAttributes' => [
4283 
              ],
4284 
            },
4285 
            'hdlType' => 'std_logic',
4286 
            'width' => 1,
4287 
          },
4288 
          'x_x82' => {
4289 
            'attributes' => {
4290 
              'hdlNetAttributes' => [
4291 
              ],
4292 
            },
4293 
            'hdlType' => 'std_logic',
4294 
            'width' => 1,
4295 
          },
4296 
          'x_x83' => {
4297 
            'attributes' => {
4298 
              'hdlNetAttributes' => [
4299 
              ],
4300 
            },
4301 
            'hdlType' => 'std_logic',
4302 
            'width' => 1,
4303 
          },
4304 
          'x_x84' => {
4305 
            'attributes' => {
4306 
              'hdlNetAttributes' => [
4307 
              ],
4308 
            },
4309 
            'hdlType' => 'std_logic',
4310 
            'width' => 1,
4311 
          },
4312 
          'x_x85' => {
4313 
            'attributes' => {
4314 
              'hdlNetAttributes' => [
4315 
              ],
4316 
            },
4317 
            'hdlType' => 'std_logic',
4318 
            'width' => 1,
4319 
          },
4320 
          'x_x9' => {
4321 
            'attributes' => {
4322 
              'hdlNetAttributes' => [
4323 
              ],
4324 
            },
4325 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4326 
            'width' => 32,
4327 
          },
4328 
        },
4329 
        'ports' => {
4330 
          'bram_rd_addr' => {
4331 
            'attributes' => {
4332 
              'bin_pt' => 0,
4333 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
4334 
              'is_floating_block' => 1,
4335 
              'is_gateway_port' => 1,
4336 
              'must_be_hdl_vector' => 1,
4337 
              'period' => 1,
4338 
              'port_id' => 0,
4339 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr/BRAM_rd_addr',
4340 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr',
4341 
              'timingConstraint' => 'none',
4342 
              'type' => 'UFix_12_0',
4343 
            },
4344 
            'direction' => 'out',
4345 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4346 
            'width' => 12,
4347 
          },
4348 
          'bram_rd_dout' => {
4349 
            'attributes' => {
4350 
              'bin_pt' => 0,
4351 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
4352 
              'is_floating_block' => 1,
4353 
              'is_gateway_port' => 1,
4354 
              'must_be_hdl_vector' => 1,
4355 
              'period' => 1,
4356 
              'port_id' => 0,
4357 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout/BRAM_rd_dout',
4358 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout',
4359 
              'timingConstraint' => 'none',
4360 
              'type' => 'UFix_64_0',
4361 
            },
4362 
            'direction' => 'in',
4363 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4364 
            'width' => 64,
4365 
          },
4366 
          'bram_wr_addr' => {
4367 
            'attributes' => {
4368 
              'bin_pt' => 0,
4369 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
4370 
              'is_floating_block' => 1,
4371 
              'is_gateway_port' => 1,
4372 
              'must_be_hdl_vector' => 1,
4373 
              'period' => 1,
4374 
              'port_id' => 0,
4375 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr/BRAM_wr_addr',
4376 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr',
4377 
              'timingConstraint' => 'none',
4378 
              'type' => 'UFix_12_0',
4379 
            },
4380 
            'direction' => 'out',
4381 
            'hdlType' => 'std_logic_vector(11 downto 0)',
4382 
            'width' => 12,
4383 
          },
4384 
          'bram_wr_din' => {
4385 
            'attributes' => {
4386 
              'bin_pt' => 0,
4387 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
4388 
              'is_floating_block' => 1,
4389 
              'is_gateway_port' => 1,
4390 
              'must_be_hdl_vector' => 1,
4391 
              'period' => 1,
4392 
              'port_id' => 0,
4393 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din/BRAM_wr_din',
4394 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din',
4395 
              'timingConstraint' => 'none',
4396 
              'type' => 'UFix_64_0',
4397 
            },
4398 
            'direction' => 'out',
4399 
            'hdlType' => 'std_logic_vector(63 downto 0)',
4400 
            'width' => 64,
4401 
          },
4402 
          'bram_wr_en' => {
4403 
            'attributes' => {
4404 
              'bin_pt' => 0,
4405 
              'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
4406 
              'is_floating_block' => 1,
4407 
              'is_gateway_port' => 1,
4408 
              'must_be_hdl_vector' => 1,
4409 
              'period' => 1,
4410 
              'port_id' => 0,
4411 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en/BRAM_wr_en',
4412 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en',
4413 
              'timingConstraint' => 'none',
4414 
              'type' => 'UFix_8_0',
4415 
            },
4416 
            'direction' => 'out',
4417 
            'hdlType' => 'std_logic_vector(7 downto 0)',
4418 
            'width' => 8,
4419 
          },
4420 
          'debug_in_1i' => {
4421 
            'attributes' => {
4422 
              'bin_pt' => 0,
4423 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
4424 
              'is_floating_block' => 1,
4425 
              'is_gateway_port' => 1,
4426 
              'must_be_hdl_vector' => 1,
4427 
              'period' => 1,
4428 
              'port_id' => 0,
4429 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i/debug_in_1i',
4430 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i',
4431 
              'timingConstraint' => 'none',
4432 
              'type' => 'UFix_32_0',
4433 
            },
4434 
            'direction' => 'in',
4435 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4436 
            'width' => 32,
4437 
          },
4438 
          'debug_in_2i' => {
4439 
            'attributes' => {
4440 
              'bin_pt' => 0,
4441 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
4442 
              'is_floating_block' => 1,
4443 
              'is_gateway_port' => 1,
4444 
              'must_be_hdl_vector' => 1,
4445 
              'period' => 1,
4446 
              'port_id' => 0,
4447 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i/debug_in_2i',
4448 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i',
4449 
              'timingConstraint' => 'none',
4450 
              'type' => 'UFix_32_0',
4451 
            },
4452 
            'direction' => 'in',
4453 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4454 
            'width' => 32,
4455 
          },
4456 
          'debug_in_3i' => {
4457 
            'attributes' => {
4458 
              'bin_pt' => 0,
4459 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
4460 
              'is_floating_block' => 1,
4461 
              'is_gateway_port' => 1,
4462 
              'must_be_hdl_vector' => 1,
4463 
              'period' => 1,
4464 
              'port_id' => 0,
4465 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i/debug_in_3i',
4466 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i',
4467 
              'timingConstraint' => 'none',
4468 
              'type' => 'UFix_32_0',
4469 
            },
4470 
            'direction' => 'in',
4471 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4472 
            'width' => 32,
4473 
          },
4474 
          'debug_in_4i' => {
4475 
            'attributes' => {
4476 
              'bin_pt' => 0,
4477 
              'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
4478 
              'is_floating_block' => 1,
4479 
              'is_gateway_port' => 1,
4480 
              'must_be_hdl_vector' => 1,
4481 
              'period' => 1,
4482 
              'port_id' => 0,
4483 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i/debug_in_4i',
4484 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i',
4485 
              'timingConstraint' => 'none',
4486 
              'type' => 'UFix_32_0',
4487 
            },
4488 
            'direction' => 'in',
4489 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4490 
            'width' => 32,
4491 
          },
4492 
          'dma_host2board_busy' => {
4493 
            'attributes' => {
4494 
              'bin_pt' => 0,
4495 
              'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
4496 
              'is_floating_block' => 1,
4497 
              'is_gateway_port' => 1,
4498 
              'must_be_hdl_vector' => 1,
4499 
              'period' => 1,
4500 
              'port_id' => 0,
4501 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy/DMA_Host2Board_Busy',
4502 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy',
4503 
              'timingConstraint' => 'none',
4504 
              'type' => 'UFix_1_0',
4505 
            },
4506 
            'direction' => 'in',
4507 
            'hdlType' => 'std_logic',
4508 
            'width' => 1,
4509 
          },
4510 
          'dma_host2board_done' => {
4511 
            'attributes' => {
4512 
              'bin_pt' => 0,
4513 
              'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
4514 
              'is_floating_block' => 1,
4515 
              'is_gateway_port' => 1,
4516 
              'must_be_hdl_vector' => 1,
4517 
              'period' => 1,
4518 
              'port_id' => 0,
4519 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done/DMA_Host2Board_Done',
4520 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done',
4521 
              'timingConstraint' => 'none',
4522 
              'type' => 'UFix_1_0',
4523 
            },
4524 
            'direction' => 'in',
4525 
            'hdlType' => 'std_logic',
4526 
            'width' => 1,
4527 
          },
4528 
          'fifo_rd_count' => {
4529 
            'attributes' => {
4530 
              'bin_pt' => 0,
4531 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
4532 
              'is_floating_block' => 1,
4533 
              'is_gateway_port' => 1,
4534 
              'must_be_hdl_vector' => 1,
4535 
              'period' => 1,
4536 
              'port_id' => 0,
4537 
              'simulinkName' => 'fifo_rd_count',
4538 
              'source_block' => '',
4539 
              'timingConstraint' => 'none',
4540 
              'type' => 'UFix_15_0',
4541 
            },
4542 
            'direction' => 'in',
4543 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4544 
            'width' => 15,
4545 
          },
4546 
          'fifo_rd_dout' => {
4547 
            'attributes' => {
4548 
              'bin_pt' => 0,
4549 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
4550 
              'is_floating_block' => 1,
4551 
              'is_gateway_port' => 1,
4552 
              'must_be_hdl_vector' => 1,
4553 
              'period' => 1,
4554 
              'port_id' => 0,
4555 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout/FIFO_rd_dout',
4556 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout',
4557 
              'timingConstraint' => 'none',
4558 
              'type' => 'UFix_72_0',
4559 
            },
4560 
            'direction' => 'in',
4561 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4562 
            'width' => 72,
4563 
          },
4564 
          'fifo_rd_empty' => {
4565 
            'attributes' => {
4566 
              'bin_pt' => 0,
4567 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
4568 
              'is_floating_block' => 1,
4569 
              'is_gateway_port' => 1,
4570 
              'must_be_hdl_vector' => 1,
4571 
              'period' => 1,
4572 
              'port_id' => 0,
4573 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty/FIFO_rd_empty',
4574 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty',
4575 
              'timingConstraint' => 'none',
4576 
              'type' => 'Bool',
4577 
            },
4578 
            'direction' => 'in',
4579 
            'hdlType' => 'std_logic',
4580 
            'width' => 1,
4581 
          },
4582 
          'fifo_rd_en' => {
4583 
            'attributes' => {
4584 
              'bin_pt' => 0,
4585 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
4586 
              'is_floating_block' => 1,
4587 
              'is_gateway_port' => 1,
4588 
              'must_be_hdl_vector' => 1,
4589 
              'period' => 1,
4590 
              'port_id' => 0,
4591 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en/FIFO_rd_en',
4592 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en',
4593 
              'timingConstraint' => 'none',
4594 
              'type' => 'Bool',
4595 
            },
4596 
            'direction' => 'out',
4597 
            'hdlType' => 'std_logic',
4598 
            'width' => 1,
4599 
          },
4600 
          'fifo_rd_pempty' => {
4601 
            'attributes' => {
4602 
              'bin_pt' => 0,
4603 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
4604 
              'is_floating_block' => 1,
4605 
              'is_gateway_port' => 1,
4606 
              'must_be_hdl_vector' => 1,
4607 
              'period' => 1,
4608 
              'port_id' => 0,
4609 
              'simulinkName' => 'fifo_rd_pempty',
4610 
              'source_block' => '',
4611 
              'timingConstraint' => 'none',
4612 
              'type' => 'Bool',
4613 
            },
4614 
            'direction' => 'in',
4615 
            'hdlType' => 'std_logic',
4616 
            'width' => 1,
4617 
          },
4618 
          'fifo_rd_valid' => {
4619 
            'attributes' => {
4620 
              'bin_pt' => 0,
4621 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
4622 
              'is_floating_block' => 1,
4623 
              'is_gateway_port' => 1,
4624 
              'must_be_hdl_vector' => 1,
4625 
              'period' => 1,
4626 
              'port_id' => 0,
4627 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid/FIFO_rd_valid',
4628 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid',
4629 
              'timingConstraint' => 'none',
4630 
              'type' => 'Bool',
4631 
            },
4632 
            'direction' => 'in',
4633 
            'hdlType' => 'std_logic',
4634 
            'width' => 1,
4635 
          },
4636 
          'fifo_wr_count' => {
4637 
            'attributes' => {
4638 
              'bin_pt' => 0,
4639 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
4640 
              'is_floating_block' => 1,
4641 
              'is_gateway_port' => 1,
4642 
              'must_be_hdl_vector' => 1,
4643 
              'period' => 1,
4644 
              'port_id' => 0,
4645 
              'simulinkName' => 'fifo_wr_count',
4646 
              'source_block' => '',
4647 
              'timingConstraint' => 'none',
4648 
              'type' => 'UFix_15_0',
4649 
            },
4650 
            'direction' => 'in',
4651 
            'hdlType' => 'std_logic_vector(14 downto 0)',
4652 
            'width' => 15,
4653 
          },
4654 
          'fifo_wr_din' => {
4655 
            'attributes' => {
4656 
              'bin_pt' => 0,
4657 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
4658 
              'is_floating_block' => 1,
4659 
              'is_gateway_port' => 1,
4660 
              'must_be_hdl_vector' => 1,
4661 
              'period' => 1,
4662 
              'port_id' => 0,
4663 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din/FIFO_wr_din',
4664 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din',
4665 
              'timingConstraint' => 'none',
4666 
              'type' => 'UFix_72_0',
4667 
            },
4668 
            'direction' => 'out',
4669 
            'hdlType' => 'std_logic_vector(71 downto 0)',
4670 
            'width' => 72,
4671 
          },
4672 
          'fifo_wr_en' => {
4673 
            'attributes' => {
4674 
              'bin_pt' => 0,
4675 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
4676 
              'is_floating_block' => 1,
4677 
              'is_gateway_port' => 1,
4678 
              'must_be_hdl_vector' => 1,
4679 
              'period' => 1,
4680 
              'port_id' => 0,
4681 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en/FIFO_wr_en',
4682 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en',
4683 
              'timingConstraint' => 'none',
4684 
              'type' => 'Bool',
4685 
            },
4686 
            'direction' => 'out',
4687 
            'hdlType' => 'std_logic',
4688 
            'width' => 1,
4689 
          },
4690 
          'fifo_wr_full' => {
4691 
            'attributes' => {
4692 
              'bin_pt' => 0,
4693 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
4694 
              'is_floating_block' => 1,
4695 
              'is_gateway_port' => 1,
4696 
              'must_be_hdl_vector' => 1,
4697 
              'period' => 1,
4698 
              'port_id' => 0,
4699 
              'simulinkName' => 'fifo_wr_full',
4700 
              'source_block' => '',
4701 
              'timingConstraint' => 'none',
4702 
              'type' => 'Bool',
4703 
            },
4704 
            'direction' => 'in',
4705 
            'hdlType' => 'std_logic',
4706 
            'width' => 1,
4707 
          },
4708 
          'fifo_wr_pfull' => {
4709 
            'attributes' => {
4710 
              'bin_pt' => 0,
4711 
              'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
4712 
              'is_floating_block' => 1,
4713 
              'is_gateway_port' => 1,
4714 
              'must_be_hdl_vector' => 1,
4715 
              'period' => 1,
4716 
              'port_id' => 0,
4717 
              'simulinkName' => 'fifo_wr_pfull',
4718 
              'source_block' => '',
4719 
              'timingConstraint' => 'none',
4720 
              'type' => 'Bool',
4721 
            },
4722 
            'direction' => 'in',
4723 
            'hdlType' => 'std_logic',
4724 
            'width' => 1,
4725 
          },
4726 
          'inout_logic_cw_ce' => {
4727 
            'attributes' => {
4728 
              'defaultHdlValue' => '\'1\'',
4729 
              'domain' => 'default',
4730 
              'group' => 4,
4731 
              'isCe' => 1,
4732 
              'period' => 1,
4733 
            },
4734 
            'direction' => 'in',
4735 
            'hdlType' => 'std_logic',
4736 
            'width' => 1,
4737 
          },
4738 
          'inout_logic_cw_clk' => {
4739 
            'attributes' => {
4740 
              'domain' => 'default',
4741 
              'group' => 4,
4742 
              'isClk' => 1,
4743 
              'period' => 1,
4744 
              'type' => 'logic',
4745 
            },
4746 
            'direction' => 'in',
4747 
            'hdlType' => 'std_logic',
4748 
            'width' => 1,
4749 
          },
4750 
          'reg01_rd' => {
4751 
            'attributes' => {
4752 
              'bin_pt' => 0,
4753 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
4754 
              'is_floating_block' => 1,
4755 
              'is_gateway_port' => 1,
4756 
              'must_be_hdl_vector' => 1,
4757 
              'period' => 1,
4758 
              'port_id' => 0,
4759 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd/reg01_rd',
4760 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd',
4761 
              'timingConstraint' => 'none',
4762 
              'type' => 'UFix_32_0',
4763 
            },
4764 
            'direction' => 'out',
4765 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4766 
            'width' => 32,
4767 
          },
4768 
          'reg01_rv' => {
4769 
            'attributes' => {
4770 
              'bin_pt' => 0,
4771 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
4772 
              'is_floating_block' => 1,
4773 
              'is_gateway_port' => 1,
4774 
              'must_be_hdl_vector' => 1,
4775 
              'period' => 1,
4776 
              'port_id' => 0,
4777 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv/reg01_rv',
4778 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv',
4779 
              'timingConstraint' => 'none',
4780 
              'type' => 'UFix_1_0',
4781 
            },
4782 
            'direction' => 'out',
4783 
            'hdlType' => 'std_logic',
4784 
            'width' => 1,
4785 
          },
4786 
          'reg01_td' => {
4787 
            'attributes' => {
4788 
              'bin_pt' => 0,
4789 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
4790 
              'is_floating_block' => 1,
4791 
              'is_gateway_port' => 1,
4792 
              'must_be_hdl_vector' => 1,
4793 
              'period' => 1,
4794 
              'port_id' => 0,
4795 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td/reg01_td',
4796 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td',
4797 
              'timingConstraint' => 'none',
4798 
              'type' => 'UFix_32_0',
4799 
            },
4800 
            'direction' => 'in',
4801 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4802 
            'width' => 32,
4803 
          },
4804 
          'reg01_tv' => {
4805 
            'attributes' => {
4806 
              'bin_pt' => 0,
4807 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
4808 
              'is_floating_block' => 1,
4809 
              'is_gateway_port' => 1,
4810 
              'must_be_hdl_vector' => 1,
4811 
              'period' => 1,
4812 
              'port_id' => 0,
4813 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv/reg01_tv',
4814 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv',
4815 
              'timingConstraint' => 'none',
4816 
              'type' => 'Bool',
4817 
            },
4818 
            'direction' => 'in',
4819 
            'hdlType' => 'std_logic',
4820 
            'width' => 1,
4821 
          },
4822 
          'reg02_rd' => {
4823 
            'attributes' => {
4824 
              'bin_pt' => 0,
4825 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
4826 
              'is_floating_block' => 1,
4827 
              'is_gateway_port' => 1,
4828 
              'must_be_hdl_vector' => 1,
4829 
              'period' => 1,
4830 
              'port_id' => 0,
4831 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd/reg02_rd',
4832 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd',
4833 
              'timingConstraint' => 'none',
4834 
              'type' => 'UFix_32_0',
4835 
            },
4836 
            'direction' => 'out',
4837 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4838 
            'width' => 32,
4839 
          },
4840 
          'reg02_rv' => {
4841 
            'attributes' => {
4842 
              'bin_pt' => 0,
4843 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
4844 
              'is_floating_block' => 1,
4845 
              'is_gateway_port' => 1,
4846 
              'must_be_hdl_vector' => 1,
4847 
              'period' => 1,
4848 
              'port_id' => 0,
4849 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv/reg02_rv',
4850 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv',
4851 
              'timingConstraint' => 'none',
4852 
              'type' => 'UFix_1_0',
4853 
            },
4854 
            'direction' => 'out',
4855 
            'hdlType' => 'std_logic',
4856 
            'width' => 1,
4857 
          },
4858 
          'reg02_td' => {
4859 
            'attributes' => {
4860 
              'bin_pt' => 0,
4861 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
4862 
              'is_floating_block' => 1,
4863 
              'is_gateway_port' => 1,
4864 
              'must_be_hdl_vector' => 1,
4865 
              'period' => 1,
4866 
              'port_id' => 0,
4867 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td/reg02_td',
4868 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td',
4869 
              'timingConstraint' => 'none',
4870 
              'type' => 'UFix_32_0',
4871 
            },
4872 
            'direction' => 'in',
4873 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4874 
            'width' => 32,
4875 
          },
4876 
          'reg02_tv' => {
4877 
            'attributes' => {
4878 
              'bin_pt' => 0,
4879 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
4880 
              'is_floating_block' => 1,
4881 
              'is_gateway_port' => 1,
4882 
              'must_be_hdl_vector' => 1,
4883 
              'period' => 1,
4884 
              'port_id' => 0,
4885 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv/reg02_tv',
4886 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv',
4887 
              'timingConstraint' => 'none',
4888 
              'type' => 'Bool',
4889 
            },
4890 
            'direction' => 'in',
4891 
            'hdlType' => 'std_logic',
4892 
            'width' => 1,
4893 
          },
4894 
          'reg03_rd' => {
4895 
            'attributes' => {
4896 
              'bin_pt' => 0,
4897 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
4898 
              'is_floating_block' => 1,
4899 
              'is_gateway_port' => 1,
4900 
              'must_be_hdl_vector' => 1,
4901 
              'period' => 1,
4902 
              'port_id' => 0,
4903 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd/reg03_rd',
4904 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd',
4905 
              'timingConstraint' => 'none',
4906 
              'type' => 'UFix_32_0',
4907 
            },
4908 
            'direction' => 'out',
4909 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4910 
            'width' => 32,
4911 
          },
4912 
          'reg03_rv' => {
4913 
            'attributes' => {
4914 
              'bin_pt' => 0,
4915 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
4916 
              'is_floating_block' => 1,
4917 
              'is_gateway_port' => 1,
4918 
              'must_be_hdl_vector' => 1,
4919 
              'period' => 1,
4920 
              'port_id' => 0,
4921 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv/reg03_rv',
4922 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv',
4923 
              'timingConstraint' => 'none',
4924 
              'type' => 'UFix_1_0',
4925 
            },
4926 
            'direction' => 'out',
4927 
            'hdlType' => 'std_logic',
4928 
            'width' => 1,
4929 
          },
4930 
          'reg03_td' => {
4931 
            'attributes' => {
4932 
              'bin_pt' => 0,
4933 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
4934 
              'is_floating_block' => 1,
4935 
              'is_gateway_port' => 1,
4936 
              'must_be_hdl_vector' => 1,
4937 
              'period' => 1,
4938 
              'port_id' => 0,
4939 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td/reg03_td',
4940 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td',
4941 
              'timingConstraint' => 'none',
4942 
              'type' => 'UFix_32_0',
4943 
            },
4944 
            'direction' => 'in',
4945 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4946 
            'width' => 32,
4947 
          },
4948 
          'reg03_tv' => {
4949 
            'attributes' => {
4950 
              'bin_pt' => 0,
4951 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
4952 
              'is_floating_block' => 1,
4953 
              'is_gateway_port' => 1,
4954 
              'must_be_hdl_vector' => 1,
4955 
              'period' => 1,
4956 
              'port_id' => 0,
4957 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv/reg03_tv',
4958 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv',
4959 
              'timingConstraint' => 'none',
4960 
              'type' => 'Bool',
4961 
            },
4962 
            'direction' => 'in',
4963 
            'hdlType' => 'std_logic',
4964 
            'width' => 1,
4965 
          },
4966 
          'reg04_rd' => {
4967 
            'attributes' => {
4968 
              'bin_pt' => 0,
4969 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
4970 
              'is_floating_block' => 1,
4971 
              'is_gateway_port' => 1,
4972 
              'must_be_hdl_vector' => 1,
4973 
              'period' => 1,
4974 
              'port_id' => 0,
4975 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd/reg04_rd',
4976 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd',
4977 
              'timingConstraint' => 'none',
4978 
              'type' => 'UFix_32_0',
4979 
            },
4980 
            'direction' => 'out',
4981 
            'hdlType' => 'std_logic_vector(31 downto 0)',
4982 
            'width' => 32,
4983 
          },
4984 
          'reg04_rv' => {
4985 
            'attributes' => {
4986 
              'bin_pt' => 0,
4987 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
4988 
              'is_floating_block' => 1,
4989 
              'is_gateway_port' => 1,
4990 
              'must_be_hdl_vector' => 1,
4991 
              'period' => 1,
4992 
              'port_id' => 0,
4993 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv/reg04_rv',
4994 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv',
4995 
              'timingConstraint' => 'none',
4996 
              'type' => 'UFix_1_0',
4997 
            },
4998 
            'direction' => 'out',
4999 
            'hdlType' => 'std_logic',
5000 
            'width' => 1,
5001 
          },
5002 
          'reg04_td' => {
5003 
            'attributes' => {
5004 
              'bin_pt' => 0,
5005 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
5006 
              'is_floating_block' => 1,
5007 
              'is_gateway_port' => 1,
5008 
              'must_be_hdl_vector' => 1,
5009 
              'period' => 1,
5010 
              'port_id' => 0,
5011 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td/reg04_td',
5012 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td',
5013 
              'timingConstraint' => 'none',
5014 
              'type' => 'UFix_32_0',
5015 
            },
5016 
            'direction' => 'in',
5017 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5018 
            'width' => 32,
5019 
          },
5020 
          'reg04_tv' => {
5021 
            'attributes' => {
5022 
              'bin_pt' => 0,
5023 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
5024 
              'is_floating_block' => 1,
5025 
              'is_gateway_port' => 1,
5026 
              'must_be_hdl_vector' => 1,
5027 
              'period' => 1,
5028 
              'port_id' => 0,
5029 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv/reg04_tv',
5030 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv',
5031 
              'timingConstraint' => 'none',
5032 
              'type' => 'Bool',
5033 
            },
5034 
            'direction' => 'in',
5035 
            'hdlType' => 'std_logic',
5036 
            'width' => 1,
5037 
          },
5038 
          'reg05_rd' => {
5039 
            'attributes' => {
5040 
              'bin_pt' => 0,
5041 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
5042 
              'is_floating_block' => 1,
5043 
              'is_gateway_port' => 1,
5044 
              'must_be_hdl_vector' => 1,
5045 
              'period' => 1,
5046 
              'port_id' => 0,
5047 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd/reg05_rd',
5048 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd',
5049 
              'timingConstraint' => 'none',
5050 
              'type' => 'UFix_32_0',
5051 
            },
5052 
            'direction' => 'out',
5053 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5054 
            'width' => 32,
5055 
          },
5056 
          'reg05_rv' => {
5057 
            'attributes' => {
5058 
              'bin_pt' => 0,
5059 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
5060 
              'is_floating_block' => 1,
5061 
              'is_gateway_port' => 1,
5062 
              'must_be_hdl_vector' => 1,
5063 
              'period' => 1,
5064 
              'port_id' => 0,
5065 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv/reg05_rv',
5066 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv',
5067 
              'timingConstraint' => 'none',
5068 
              'type' => 'UFix_1_0',
5069 
            },
5070 
            'direction' => 'out',
5071 
            'hdlType' => 'std_logic',
5072 
            'width' => 1,
5073 
          },
5074 
          'reg05_td' => {
5075 
            'attributes' => {
5076 
              'bin_pt' => 0,
5077 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
5078 
              'is_floating_block' => 1,
5079 
              'is_gateway_port' => 1,
5080 
              'must_be_hdl_vector' => 1,
5081 
              'period' => 1,
5082 
              'port_id' => 0,
5083 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td/reg05_td',
5084 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td',
5085 
              'timingConstraint' => 'none',
5086 
              'type' => 'UFix_32_0',
5087 
            },
5088 
            'direction' => 'in',
5089 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5090 
            'width' => 32,
5091 
          },
5092 
          'reg05_tv' => {
5093 
            'attributes' => {
5094 
              'bin_pt' => 0,
5095 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
5096 
              'is_floating_block' => 1,
5097 
              'is_gateway_port' => 1,
5098 
              'must_be_hdl_vector' => 1,
5099 
              'period' => 1,
5100 
              'port_id' => 0,
5101 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv/reg05_tv',
5102 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv',
5103 
              'timingConstraint' => 'none',
5104 
              'type' => 'Bool',
5105 
            },
5106 
            'direction' => 'in',
5107 
            'hdlType' => 'std_logic',
5108 
            'width' => 1,
5109 
          },
5110 
          'reg06_rd' => {
5111 
            'attributes' => {
5112 
              'bin_pt' => 0,
5113 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
5114 
              'is_floating_block' => 1,
5115 
              'is_gateway_port' => 1,
5116 
              'must_be_hdl_vector' => 1,
5117 
              'period' => 1,
5118 
              'port_id' => 0,
5119 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd/reg06_rd',
5120 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd',
5121 
              'timingConstraint' => 'none',
5122 
              'type' => 'UFix_32_0',
5123 
            },
5124 
            'direction' => 'out',
5125 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5126 
            'width' => 32,
5127 
          },
5128 
          'reg06_rv' => {
5129 
            'attributes' => {
5130 
              'bin_pt' => 0,
5131 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
5132 
              'is_floating_block' => 1,
5133 
              'is_gateway_port' => 1,
5134 
              'must_be_hdl_vector' => 1,
5135 
              'period' => 1,
5136 
              'port_id' => 0,
5137 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv/reg06_rv',
5138 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv',
5139 
              'timingConstraint' => 'none',
5140 
              'type' => 'UFix_1_0',
5141 
            },
5142 
            'direction' => 'out',
5143 
            'hdlType' => 'std_logic',
5144 
            'width' => 1,
5145 
          },
5146 
          'reg06_td' => {
5147 
            'attributes' => {
5148 
              'bin_pt' => 0,
5149 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
5150 
              'is_floating_block' => 1,
5151 
              'is_gateway_port' => 1,
5152 
              'must_be_hdl_vector' => 1,
5153 
              'period' => 1,
5154 
              'port_id' => 0,
5155 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td/reg06_td',
5156 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td',
5157 
              'timingConstraint' => 'none',
5158 
              'type' => 'UFix_32_0',
5159 
            },
5160 
            'direction' => 'in',
5161 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5162 
            'width' => 32,
5163 
          },
5164 
          'reg06_tv' => {
5165 
            'attributes' => {
5166 
              'bin_pt' => 0,
5167 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
5168 
              'is_floating_block' => 1,
5169 
              'is_gateway_port' => 1,
5170 
              'must_be_hdl_vector' => 1,
5171 
              'period' => 1,
5172 
              'port_id' => 0,
5173 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv/reg06_tv',
5174 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv',
5175 
              'timingConstraint' => 'none',
5176 
              'type' => 'Bool',
5177 
            },
5178 
            'direction' => 'in',
5179 
            'hdlType' => 'std_logic',
5180 
            'width' => 1,
5181 
          },
5182 
          'reg07_rd' => {
5183 
            'attributes' => {
5184 
              'bin_pt' => 0,
5185 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
5186 
              'is_floating_block' => 1,
5187 
              'is_gateway_port' => 1,
5188 
              'must_be_hdl_vector' => 1,
5189 
              'period' => 1,
5190 
              'port_id' => 0,
5191 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd/reg07_rd',
5192 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd',
5193 
              'timingConstraint' => 'none',
5194 
              'type' => 'UFix_32_0',
5195 
            },
5196 
            'direction' => 'out',
5197 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5198 
            'width' => 32,
5199 
          },
5200 
          'reg07_rv' => {
5201 
            'attributes' => {
5202 
              'bin_pt' => 0,
5203 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
5204 
              'is_floating_block' => 1,
5205 
              'is_gateway_port' => 1,
5206 
              'must_be_hdl_vector' => 1,
5207 
              'period' => 1,
5208 
              'port_id' => 0,
5209 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv/reg07_rv',
5210 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv',
5211 
              'timingConstraint' => 'none',
5212 
              'type' => 'UFix_1_0',
5213 
            },
5214 
            'direction' => 'out',
5215 
            'hdlType' => 'std_logic',
5216 
            'width' => 1,
5217 
          },
5218 
          'reg07_td' => {
5219 
            'attributes' => {
5220 
              'bin_pt' => 0,
5221 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
5222 
              'is_floating_block' => 1,
5223 
              'is_gateway_port' => 1,
5224 
              'must_be_hdl_vector' => 1,
5225 
              'period' => 1,
5226 
              'port_id' => 0,
5227 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td/reg07_td',
5228 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td',
5229 
              'timingConstraint' => 'none',
5230 
              'type' => 'UFix_32_0',
5231 
            },
5232 
            'direction' => 'in',
5233 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5234 
            'width' => 32,
5235 
          },
5236 
          'reg07_tv' => {
5237 
            'attributes' => {
5238 
              'bin_pt' => 0,
5239 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
5240 
              'is_floating_block' => 1,
5241 
              'is_gateway_port' => 1,
5242 
              'must_be_hdl_vector' => 1,
5243 
              'period' => 1,
5244 
              'port_id' => 0,
5245 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv/reg07_tv',
5246 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv',
5247 
              'timingConstraint' => 'none',
5248 
              'type' => 'Bool',
5249 
            },
5250 
            'direction' => 'in',
5251 
            'hdlType' => 'std_logic',
5252 
            'width' => 1,
5253 
          },
5254 
          'reg08_rd' => {
5255 
            'attributes' => {
5256 
              'bin_pt' => 0,
5257 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
5258 
              'is_floating_block' => 1,
5259 
              'is_gateway_port' => 1,
5260 
              'must_be_hdl_vector' => 1,
5261 
              'period' => 1,
5262 
              'port_id' => 0,
5263 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd/reg08_rd',
5264 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd',
5265 
              'timingConstraint' => 'none',
5266 
              'type' => 'UFix_32_0',
5267 
            },
5268 
            'direction' => 'out',
5269 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5270 
            'width' => 32,
5271 
          },
5272 
          'reg08_rv' => {
5273 
            'attributes' => {
5274 
              'bin_pt' => 0,
5275 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
5276 
              'is_floating_block' => 1,
5277 
              'is_gateway_port' => 1,
5278 
              'must_be_hdl_vector' => 1,
5279 
              'period' => 1,
5280 
              'port_id' => 0,
5281 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv/reg08_rv',
5282 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv',
5283 
              'timingConstraint' => 'none',
5284 
              'type' => 'UFix_1_0',
5285 
            },
5286 
            'direction' => 'out',
5287 
            'hdlType' => 'std_logic',
5288 
            'width' => 1,
5289 
          },
5290 
          'reg08_td' => {
5291 
            'attributes' => {
5292 
              'bin_pt' => 0,
5293 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
5294 
              'is_floating_block' => 1,
5295 
              'is_gateway_port' => 1,
5296 
              'must_be_hdl_vector' => 1,
5297 
              'period' => 1,
5298 
              'port_id' => 0,
5299 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td/reg08_td',
5300 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td',
5301 
              'timingConstraint' => 'none',
5302 
              'type' => 'UFix_32_0',
5303 
            },
5304 
            'direction' => 'in',
5305 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5306 
            'width' => 32,
5307 
          },
5308 
          'reg08_tv' => {
5309 
            'attributes' => {
5310 
              'bin_pt' => 0,
5311 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
5312 
              'is_floating_block' => 1,
5313 
              'is_gateway_port' => 1,
5314 
              'must_be_hdl_vector' => 1,
5315 
              'period' => 1,
5316 
              'port_id' => 0,
5317 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv/reg08_tv',
5318 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv',
5319 
              'timingConstraint' => 'none',
5320 
              'type' => 'Bool',
5321 
            },
5322 
            'direction' => 'in',
5323 
            'hdlType' => 'std_logic',
5324 
            'width' => 1,
5325 
          },
5326 
          'reg09_rd' => {
5327 
            'attributes' => {
5328 
              'bin_pt' => 0,
5329 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
5330 
              'is_floating_block' => 1,
5331 
              'is_gateway_port' => 1,
5332 
              'must_be_hdl_vector' => 1,
5333 
              'period' => 1,
5334 
              'port_id' => 0,
5335 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd/reg09_rd',
5336 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd',
5337 
              'timingConstraint' => 'none',
5338 
              'type' => 'UFix_32_0',
5339 
            },
5340 
            'direction' => 'out',
5341 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5342 
            'width' => 32,
5343 
          },
5344 
          'reg09_rv' => {
5345 
            'attributes' => {
5346 
              'bin_pt' => 0,
5347 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
5348 
              'is_floating_block' => 1,
5349 
              'is_gateway_port' => 1,
5350 
              'must_be_hdl_vector' => 1,
5351 
              'period' => 1,
5352 
              'port_id' => 0,
5353 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv/reg09_rv',
5354 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv',
5355 
              'timingConstraint' => 'none',
5356 
              'type' => 'UFix_1_0',
5357 
            },
5358 
            'direction' => 'out',
5359 
            'hdlType' => 'std_logic',
5360 
            'width' => 1,
5361 
          },
5362 
          'reg09_td' => {
5363 
            'attributes' => {
5364 
              'bin_pt' => 0,
5365 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
5366 
              'is_floating_block' => 1,
5367 
              'is_gateway_port' => 1,
5368 
              'must_be_hdl_vector' => 1,
5369 
              'period' => 1,
5370 
              'port_id' => 0,
5371 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td/reg09_td',
5372 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td',
5373 
              'timingConstraint' => 'none',
5374 
              'type' => 'UFix_32_0',
5375 
            },
5376 
            'direction' => 'in',
5377 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5378 
            'width' => 32,
5379 
          },
5380 
          'reg09_tv' => {
5381 
            'attributes' => {
5382 
              'bin_pt' => 0,
5383 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
5384 
              'is_floating_block' => 1,
5385 
              'is_gateway_port' => 1,
5386 
              'must_be_hdl_vector' => 1,
5387 
              'period' => 1,
5388 
              'port_id' => 0,
5389 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv/reg09_tv',
5390 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv',
5391 
              'timingConstraint' => 'none',
5392 
              'type' => 'Bool',
5393 
            },
5394 
            'direction' => 'in',
5395 
            'hdlType' => 'std_logic',
5396 
            'width' => 1,
5397 
          },
5398 
          'reg10_rd' => {
5399 
            'attributes' => {
5400 
              'bin_pt' => 0,
5401 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
5402 
              'is_floating_block' => 1,
5403 
              'is_gateway_port' => 1,
5404 
              'must_be_hdl_vector' => 1,
5405 
              'period' => 1,
5406 
              'port_id' => 0,
5407 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd/reg10_rd',
5408 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd',
5409 
              'timingConstraint' => 'none',
5410 
              'type' => 'UFix_32_0',
5411 
            },
5412 
            'direction' => 'out',
5413 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5414 
            'width' => 32,
5415 
          },
5416 
          'reg10_rv' => {
5417 
            'attributes' => {
5418 
              'bin_pt' => 0,
5419 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
5420 
              'is_floating_block' => 1,
5421 
              'is_gateway_port' => 1,
5422 
              'must_be_hdl_vector' => 1,
5423 
              'period' => 1,
5424 
              'port_id' => 0,
5425 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv/reg10_rv',
5426 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv',
5427 
              'timingConstraint' => 'none',
5428 
              'type' => 'UFix_1_0',
5429 
            },
5430 
            'direction' => 'out',
5431 
            'hdlType' => 'std_logic',
5432 
            'width' => 1,
5433 
          },
5434 
          'reg10_td' => {
5435 
            'attributes' => {
5436 
              'bin_pt' => 0,
5437 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
5438 
              'is_floating_block' => 1,
5439 
              'is_gateway_port' => 1,
5440 
              'must_be_hdl_vector' => 1,
5441 
              'period' => 1,
5442 
              'port_id' => 0,
5443 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td/reg10_td',
5444 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td',
5445 
              'timingConstraint' => 'none',
5446 
              'type' => 'UFix_32_0',
5447 
            },
5448 
            'direction' => 'in',
5449 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5450 
            'width' => 32,
5451 
          },
5452 
          'reg10_tv' => {
5453 
            'attributes' => {
5454 
              'bin_pt' => 0,
5455 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
5456 
              'is_floating_block' => 1,
5457 
              'is_gateway_port' => 1,
5458 
              'must_be_hdl_vector' => 1,
5459 
              'period' => 1,
5460 
              'port_id' => 0,
5461 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv/reg10_tv',
5462 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv',
5463 
              'timingConstraint' => 'none',
5464 
              'type' => 'Bool',
5465 
            },
5466 
            'direction' => 'in',
5467 
            'hdlType' => 'std_logic',
5468 
            'width' => 1,
5469 
          },
5470 
          'reg11_rd' => {
5471 
            'attributes' => {
5472 
              'bin_pt' => 0,
5473 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
5474 
              'is_floating_block' => 1,
5475 
              'is_gateway_port' => 1,
5476 
              'must_be_hdl_vector' => 1,
5477 
              'period' => 1,
5478 
              'port_id' => 0,
5479 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd/reg11_rd',
5480 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd',
5481 
              'timingConstraint' => 'none',
5482 
              'type' => 'UFix_32_0',
5483 
            },
5484 
            'direction' => 'out',
5485 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5486 
            'width' => 32,
5487 
          },
5488 
          'reg11_rv' => {
5489 
            'attributes' => {
5490 
              'bin_pt' => 0,
5491 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
5492 
              'is_floating_block' => 1,
5493 
              'is_gateway_port' => 1,
5494 
              'must_be_hdl_vector' => 1,
5495 
              'period' => 1,
5496 
              'port_id' => 0,
5497 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv/reg11_rv',
5498 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv',
5499 
              'timingConstraint' => 'none',
5500 
              'type' => 'UFix_1_0',
5501 
            },
5502 
            'direction' => 'out',
5503 
            'hdlType' => 'std_logic',
5504 
            'width' => 1,
5505 
          },
5506 
          'reg11_td' => {
5507 
            'attributes' => {
5508 
              'bin_pt' => 0,
5509 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
5510 
              'is_floating_block' => 1,
5511 
              'is_gateway_port' => 1,
5512 
              'must_be_hdl_vector' => 1,
5513 
              'period' => 1,
5514 
              'port_id' => 0,
5515 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td/reg11_td',
5516 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td',
5517 
              'timingConstraint' => 'none',
5518 
              'type' => 'UFix_32_0',
5519 
            },
5520 
            'direction' => 'in',
5521 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5522 
            'width' => 32,
5523 
          },
5524 
          'reg11_tv' => {
5525 
            'attributes' => {
5526 
              'bin_pt' => 0,
5527 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
5528 
              'is_floating_block' => 1,
5529 
              'is_gateway_port' => 1,
5530 
              'must_be_hdl_vector' => 1,
5531 
              'period' => 1,
5532 
              'port_id' => 0,
5533 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv/reg11_tv',
5534 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv',
5535 
              'timingConstraint' => 'none',
5536 
              'type' => 'Bool',
5537 
            },
5538 
            'direction' => 'in',
5539 
            'hdlType' => 'std_logic',
5540 
            'width' => 1,
5541 
          },
5542 
          'reg12_rd' => {
5543 
            'attributes' => {
5544 
              'bin_pt' => 0,
5545 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
5546 
              'is_floating_block' => 1,
5547 
              'is_gateway_port' => 1,
5548 
              'must_be_hdl_vector' => 1,
5549 
              'period' => 1,
5550 
              'port_id' => 0,
5551 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd/reg12_rd',
5552 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd',
5553 
              'timingConstraint' => 'none',
5554 
              'type' => 'UFix_32_0',
5555 
            },
5556 
            'direction' => 'out',
5557 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5558 
            'width' => 32,
5559 
          },
5560 
          'reg12_rv' => {
5561 
            'attributes' => {
5562 
              'bin_pt' => 0,
5563 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
5564 
              'is_floating_block' => 1,
5565 
              'is_gateway_port' => 1,
5566 
              'must_be_hdl_vector' => 1,
5567 
              'period' => 1,
5568 
              'port_id' => 0,
5569 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv/reg12_rv',
5570 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv',
5571 
              'timingConstraint' => 'none',
5572 
              'type' => 'UFix_1_0',
5573 
            },
5574 
            'direction' => 'out',
5575 
            'hdlType' => 'std_logic',
5576 
            'width' => 1,
5577 
          },
5578 
          'reg12_td' => {
5579 
            'attributes' => {
5580 
              'bin_pt' => 0,
5581 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
5582 
              'is_floating_block' => 1,
5583 
              'is_gateway_port' => 1,
5584 
              'must_be_hdl_vector' => 1,
5585 
              'period' => 1,
5586 
              'port_id' => 0,
5587 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td/reg12_td',
5588 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td',
5589 
              'timingConstraint' => 'none',
5590 
              'type' => 'UFix_32_0',
5591 
            },
5592 
            'direction' => 'in',
5593 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5594 
            'width' => 32,
5595 
          },
5596 
          'reg12_tv' => {
5597 
            'attributes' => {
5598 
              'bin_pt' => 0,
5599 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
5600 
              'is_floating_block' => 1,
5601 
              'is_gateway_port' => 1,
5602 
              'must_be_hdl_vector' => 1,
5603 
              'period' => 1,
5604 
              'port_id' => 0,
5605 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv/reg12_tv',
5606 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv',
5607 
              'timingConstraint' => 'none',
5608 
              'type' => 'Bool',
5609 
            },
5610 
            'direction' => 'in',
5611 
            'hdlType' => 'std_logic',
5612 
            'width' => 1,
5613 
          },
5614 
          'reg13_rd' => {
5615 
            'attributes' => {
5616 
              'bin_pt' => 0,
5617 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
5618 
              'is_floating_block' => 1,
5619 
              'is_gateway_port' => 1,
5620 
              'must_be_hdl_vector' => 1,
5621 
              'period' => 1,
5622 
              'port_id' => 0,
5623 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd/reg13_rd',
5624 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd',
5625 
              'timingConstraint' => 'none',
5626 
              'type' => 'UFix_32_0',
5627 
            },
5628 
            'direction' => 'out',
5629 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5630 
            'width' => 32,
5631 
          },
5632 
          'reg13_rv' => {
5633 
            'attributes' => {
5634 
              'bin_pt' => 0,
5635 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
5636 
              'is_floating_block' => 1,
5637 
              'is_gateway_port' => 1,
5638 
              'must_be_hdl_vector' => 1,
5639 
              'period' => 1,
5640 
              'port_id' => 0,
5641 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv/reg13_rv',
5642 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv',
5643 
              'timingConstraint' => 'none',
5644 
              'type' => 'UFix_1_0',
5645 
            },
5646 
            'direction' => 'out',
5647 
            'hdlType' => 'std_logic',
5648 
            'width' => 1,
5649 
          },
5650 
          'reg13_td' => {
5651 
            'attributes' => {
5652 
              'bin_pt' => 0,
5653 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
5654 
              'is_floating_block' => 1,
5655 
              'is_gateway_port' => 1,
5656 
              'must_be_hdl_vector' => 1,
5657 
              'period' => 1,
5658 
              'port_id' => 0,
5659 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td/reg13_td',
5660 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td',
5661 
              'timingConstraint' => 'none',
5662 
              'type' => 'UFix_32_0',
5663 
            },
5664 
            'direction' => 'in',
5665 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5666 
            'width' => 32,
5667 
          },
5668 
          'reg13_tv' => {
5669 
            'attributes' => {
5670 
              'bin_pt' => 0,
5671 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
5672 
              'is_floating_block' => 1,
5673 
              'is_gateway_port' => 1,
5674 
              'must_be_hdl_vector' => 1,
5675 
              'period' => 1,
5676 
              'port_id' => 0,
5677 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv/reg13_tv',
5678 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv',
5679 
              'timingConstraint' => 'none',
5680 
              'type' => 'Bool',
5681 
            },
5682 
            'direction' => 'in',
5683 
            'hdlType' => 'std_logic',
5684 
            'width' => 1,
5685 
          },
5686 
          'reg14_rd' => {
5687 
            'attributes' => {
5688 
              'bin_pt' => 0,
5689 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
5690 
              'is_floating_block' => 1,
5691 
              'is_gateway_port' => 1,
5692 
              'must_be_hdl_vector' => 1,
5693 
              'period' => 1,
5694 
              'port_id' => 0,
5695 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd/reg14_rd',
5696 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd',
5697 
              'timingConstraint' => 'none',
5698 
              'type' => 'UFix_32_0',
5699 
            },
5700 
            'direction' => 'out',
5701 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5702 
            'width' => 32,
5703 
          },
5704 
          'reg14_rv' => {
5705 
            'attributes' => {
5706 
              'bin_pt' => 0,
5707 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
5708 
              'is_floating_block' => 1,
5709 
              'is_gateway_port' => 1,
5710 
              'must_be_hdl_vector' => 1,
5711 
              'period' => 1,
5712 
              'port_id' => 0,
5713 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv/reg14_rv',
5714 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv',
5715 
              'timingConstraint' => 'none',
5716 
              'type' => 'UFix_1_0',
5717 
            },
5718 
            'direction' => 'out',
5719 
            'hdlType' => 'std_logic',
5720 
            'width' => 1,
5721 
          },
5722 
          'reg14_td' => {
5723 
            'attributes' => {
5724 
              'bin_pt' => 0,
5725 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
5726 
              'is_floating_block' => 1,
5727 
              'is_gateway_port' => 1,
5728 
              'must_be_hdl_vector' => 1,
5729 
              'period' => 1,
5730 
              'port_id' => 0,
5731 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td/reg14_td',
5732 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td',
5733 
              'timingConstraint' => 'none',
5734 
              'type' => 'UFix_32_0',
5735 
            },
5736 
            'direction' => 'in',
5737 
            'hdlType' => 'std_logic_vector(31 downto 0)',
5738 
            'width' => 32,
5739 
          },
5740 
          'reg14_tv' => {
5741 
            'attributes' => {
5742 
              'bin_pt' => 0,
5743 
              'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
5744 
              'is_floating_block' => 1,
5745 
              'is_gateway_port' => 1,
5746 
              'must_be_hdl_vector' => 1,
5747 
              'period' => 1,
5748 
              'port_id' => 0,
5749 
              'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv/reg14_tv',
5750 
              'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv',
5751 
              'timingConstraint' => 'none',
5752 
              'type' => 'Bool',
5753 
            },
5754 
            'direction' => 'in',
5755 
            'hdlType' => 'std_logic',
5756 
            'width' => 1,
5757 
          },
5758 
          'rst_i' => {
5759 
            'attributes' => {
5760 
              'bin_pt' => 0,
5761 
              'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
5762 
              'is_floating_block' => 1,
5763 
              'is_gateway_port' => 1,
5764 
              'must_be_hdl_vector' => 1,
5765 
              'period' => 1,
5766 
              'port_id' => 0,
5767 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i/rst_i',
5768 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i',
5769 
              'timingConstraint' => 'none',
5770 
              'type' => 'Bool',
5771 
            },
5772 
            'direction' => 'in',
5773 
            'hdlType' => 'std_logic',
5774 
            'width' => 1,
5775 
          },
5776 
          'rst_o' => {
5777 
            'attributes' => {
5778 
              'bin_pt' => 0,
5779 
              'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
5780 
              'is_floating_block' => 1,
5781 
              'is_gateway_port' => 1,
5782 
              'must_be_hdl_vector' => 1,
5783 
              'period' => 1,
5784 
              'port_id' => 0,
5785 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o/rst_o',
5786 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o',
5787 
              'timingConstraint' => 'none',
5788 
              'type' => 'Bool',
5789 
            },
5790 
            'direction' => 'out',
5791 
            'hdlType' => 'std_logic',
5792 
            'width' => 1,
5793 
          },
5794 
          'user_int_1o' => {
5795 
            'attributes' => {
5796 
              'bin_pt' => 0,
5797 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
5798 
              'is_floating_block' => 1,
5799 
              'is_gateway_port' => 1,
5800 
              'must_be_hdl_vector' => 1,
5801 
              'period' => 1,
5802 
              'port_id' => 0,
5803 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o/user_int_1o',
5804 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o',
5805 
              'timingConstraint' => 'none',
5806 
              'type' => 'Bool',
5807 
            },
5808 
            'direction' => 'out',
5809 
            'hdlType' => 'std_logic',
5810 
            'width' => 1,
5811 
          },
5812 
          'user_int_2o' => {
5813 
            'attributes' => {
5814 
              'bin_pt' => 0,
5815 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
5816 
              'is_floating_block' => 1,
5817 
              'is_gateway_port' => 1,
5818 
              'must_be_hdl_vector' => 1,
5819 
              'period' => 1,
5820 
              'port_id' => 0,
5821 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o/user_int_2o',
5822 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o',
5823 
              'timingConstraint' => 'none',
5824 
              'type' => 'Bool',
5825 
            },
5826 
            'direction' => 'out',
5827 
            'hdlType' => 'std_logic',
5828 
            'width' => 1,
5829 
          },
5830 
          'user_int_3o' => {
5831 
            'attributes' => {
5832 
              'bin_pt' => 0,
5833 
              'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
5834 
              'is_floating_block' => 1,
5835 
              'is_gateway_port' => 1,
5836 
              'must_be_hdl_vector' => 1,
5837 
              'period' => 1,
5838 
              'port_id' => 0,
5839 
              'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o/user_int_3o',
5840 
              'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o',
5841 
              'timingConstraint' => 'none',
5842 
              'type' => 'Bool',
5843 
            },
5844 
            'direction' => 'out',
5845 
            'hdlType' => 'std_logic',
5846 
            'width' => 1,
5847 
          },
5848 
          'user_logic_cw_ce' => {
5849 
            'attributes' => {
5850 
              'defaultHdlValue' => '\'1\'',
5851 
              'domain' => 'default',
5852 
              'group' => 6,
5853 
              'isCe' => 1,
5854 
              'period' => 1,
5855 
            },
5856 
            'direction' => 'in',
5857 
            'hdlType' => 'std_logic',
5858 
            'width' => 1,
5859 
          },
5860 
          'user_logic_cw_clk' => {
5861 
            'attributes' => {
5862 
              'domain' => 'default',
5863 
              'group' => 6,
5864 
              'isClk' => 1,
5865 
              'period' => 1,
5866 
              'type' => 'logic',
5867 
            },
5868 
            'direction' => 'in',
5869 
            'hdlType' => 'std_logic',
5870 
            'width' => 1,
5871 
          },
5872 
        },
5873 
        'subblocks' => {
5874 
          'DMA_Host2Board_Busy_ce_and2_comp' => {
5875 
            'connections' => {
5876 
              'a' => 'sysgen_dut_to_register18_ce',
5877 
              'b' => 'sysgen_dut_to_register18_en',
5878 
              'dout' => 'DMA_Host2Board_Busy_reg_ce',
5879 
            },
5880 
            'entity' => {
5881 
              'attributes' => {
5882 
                'entityAlreadyNetlisted' => 1,
5883 
              },
5884 
              'entityName' => 'xland2',
5885 
              'ports' => {
5886 
                'a' => {
5887 
                  'direction' => 'in',
5888 
                  'hdlType' => 'std_logic',
5889 
                  'width' => 1,
5890 
                },
5891 
                'b' => {
5892 
                  'direction' => 'in',
5893 
                  'hdlType' => 'std_logic',
5894 
                  'width' => 1,
5895 
                },
5896 
                'dout' => {
5897 
                  'direction' => 'out',
5898 
                  'hdlType' => 'std_logic',
5899 
                  'width' => 1,
5900 
                },
5901 
              },
5902 
            },
5903 
            'entityName' => 'xland2',
5904 
          },
5905 
          'DMA_Host2Board_Busy_x0' => {
5906 
            'connections' => {
5907 
              'ce' => 'DMA_Host2Board_Busy_reg_ce',
5908 
              'clk' => 'sysgen_dut_to_register18_clk',
5909 
              'clr' => 'sysgen_dut_to_register18_clr',
5910 
              'i' => 'sysgen_dut_to_register18_data_in',
5911 
              'o' => 'from_register16_data_out_x0',
5912 
            },
5913 
            'entity' => {
5914 
              'attributes' => {
5915 
                'entityAlreadyNetlisted' => 1,
5916 
                'generics' => [
5917 
                  [
5918 
                    'width',
5919 
                    'integer',
5920 
                    1,
5921 
                  ],
5922 
                  [
5923 
                    'init_index',
5924 
                    'integer',
5925 
                    2,
5926 
                  ],
5927 
                  [
5928 
                    'init_value',
5929 
                    'bit_vector',
5930 
                    'b"0"',
5931 
                  ],
5932 
                  [
5933 
                    'latency',
5934 
                    'integer',
5935 
                    1,
5936 
                  ],
5937 
                ],
5938 
              },
5939 
              'entityName' => 'synth_reg_w_init',
5940 
              'ports' => {
5941 
                'ce' => {
5942 
                  'direction' => 'in',
5943 
                  'hdlType' => 'std_logic',
5944 
                  'width' => 1,
5945 
                },
5946 
                'clk' => {
5947 
                  'direction' => 'in',
5948 
                  'hdlType' => 'std_logic',
5949 
                  'width' => 1,
5950 
                },
5951 
                'clr' => {
5952 
                  'direction' => 'in',
5953 
                  'hdlType' => 'std_logic',
5954 
                  'width' => 1,
5955 
                },
5956 
                'i' => {
5957 
                  'direction' => 'in',
5958 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
5959 
                  'width' => 1,
5960 
                },
5961 
                'o' => {
5962 
                  'direction' => 'out',
5963 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
5964 
                  'width' => 1,
5965 
                },
5966 
              },
5967 
            },
5968 
            'entityName' => 'synth_reg_w_init',
5969 
          },
5970 
          'DMA_Host2Board_Done_ce_and2_comp' => {
5971 
            'connections' => {
5972 
              'a' => 'sysgen_dut_to_register19_ce',
5973 
              'b' => 'sysgen_dut_to_register19_en',
5974 
              'dout' => 'DMA_Host2Board_Done_reg_ce',
5975 
            },
5976 
            'entity' => {
5977 
              'attributes' => {
5978 
                'entityAlreadyNetlisted' => 1,
5979 
              },
5980 
              'entityName' => 'xland2',
5981 
              'ports' => {
5982 
                'a' => {
5983 
                  'direction' => 'in',
5984 
                  'hdlType' => 'std_logic',
5985 
                  'width' => 1,
5986 
                },
5987 
                'b' => {
5988 
                  'direction' => 'in',
5989 
                  'hdlType' => 'std_logic',
5990 
                  'width' => 1,
5991 
                },
5992 
                'dout' => {
5993 
                  'direction' => 'out',
5994 
                  'hdlType' => 'std_logic',
5995 
                  'width' => 1,
5996 
                },
5997 
              },
5998 
            },
5999 
            'entityName' => 'xland2',
6000 
          },
6001 
          'DMA_Host2Board_Done_x0' => {
6002 
            'connections' => {
6003 
              'ce' => 'DMA_Host2Board_Done_reg_ce',
6004 
              'clk' => 'sysgen_dut_to_register19_clk',
6005 
              'clr' => 'sysgen_dut_to_register19_clr',
6006 
              'i' => 'sysgen_dut_to_register19_data_in',
6007 
              'o' => 'from_register15_data_out_x0',
6008 
            },
6009 
            'entity' => {
6010 
              'attributes' => {
6011 
                'entityAlreadyNetlisted' => 1,
6012 
                'generics' => [
6013 
                  [
6014 
                    'width',
6015 
                    'integer',
6016 
                    1,
6017 
                  ],
6018 
                  [
6019 
                    'init_index',
6020 
                    'integer',
6021 
                    2,
6022 
                  ],
6023 
                  [
6024 
                    'init_value',
6025 
                    'bit_vector',
6026 
                    'b"0"',
6027 
                  ],
6028 
                  [
6029 
                    'latency',
6030 
                    'integer',
6031 
                    1,
6032 
                  ],
6033 
                ],
6034 
              },
6035 
              'entityName' => 'synth_reg_w_init',
6036 
              'ports' => {
6037 
                'ce' => {
6038 
                  'direction' => 'in',
6039 
                  'hdlType' => 'std_logic',
6040 
                  'width' => 1,
6041 
                },
6042 
                'clk' => {
6043 
                  'direction' => 'in',
6044 
                  'hdlType' => 'std_logic',
6045 
                  'width' => 1,
6046 
                },
6047 
                'clr' => {
6048 
                  'direction' => 'in',
6049 
                  'hdlType' => 'std_logic',
6050 
                  'width' => 1,
6051 
                },
6052 
                'i' => {
6053 
                  'direction' => 'in',
6054 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6055 
                  'width' => 1,
6056 
                },
6057 
                'o' => {
6058 
                  'direction' => 'out',
6059 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6060 
                  'width' => 1,
6061 
                },
6062 
              },
6063 
            },
6064 
            'entityName' => 'synth_reg_w_init',
6065 
          },
6066 
          'debug1i' => {
6067 
            'connections' => {
6068 
              'ce' => 'debug1i_reg_ce',
6069 
              'clk' => 'sysgen_dut_to_register6_clk',
6070 
              'clr' => 'sysgen_dut_to_register6_clr',
6071 
              'i' => 'sysgen_dut_to_register6_data_in',
6072 
              'o' => 'from_register_data_out',
6073 
            },
6074 
            'entity' => {
6075 
              'attributes' => {
6076 
                'entityAlreadyNetlisted' => 1,
6077 
                'generics' => [
6078 
                  [
6079 
                    'width',
6080 
                    'integer',
6081 
                    32,
6082 
                  ],
6083 
                  [
6084 
                    'init_index',
6085 
                    'integer',
6086 
                    2,
6087 
                  ],
6088 
                  [
6089 
                    'init_value',
6090 
                    'bit_vector',
6091 
                    'b"00000000000000000000000000000000"',
6092 
                  ],
6093 
                  [
6094 
                    'latency',
6095 
                    'integer',
6096 
                    1,
6097 
                  ],
6098 
                ],
6099 
              },
6100 
              'entityName' => 'synth_reg_w_init',
6101 
              'ports' => {
6102 
                'ce' => {
6103 
                  'direction' => 'in',
6104 
                  'hdlType' => 'std_logic',
6105 
                  'width' => 1,
6106 
                },
6107 
                'clk' => {
6108 
                  'direction' => 'in',
6109 
                  'hdlType' => 'std_logic',
6110 
                  'width' => 1,
6111 
                },
6112 
                'clr' => {
6113 
                  'direction' => 'in',
6114 
                  'hdlType' => 'std_logic',
6115 
                  'width' => 1,
6116 
                },
6117 
                'i' => {
6118 
                  'direction' => 'in',
6119 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6120 
                  'width' => 32,
6121 
                },
6122 
                'o' => {
6123 
                  'direction' => 'out',
6124 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6125 
                  'width' => 32,
6126 
                },
6127 
              },
6128 
            },
6129 
            'entityName' => 'synth_reg_w_init',
6130 
          },
6131 
          'debug1i_ce_and2_comp' => {
6132 
            'connections' => {
6133 
              'a' => 'sysgen_dut_to_register6_ce',
6134 
              'b' => 'sysgen_dut_to_register6_en',
6135 
              'dout' => 'debug1i_reg_ce',
6136 
            },
6137 
            'entity' => {
6138 
              'attributes' => {
6139 
                'entityAlreadyNetlisted' => 1,
6140 
              },
6141 
              'entityName' => 'xland2',
6142 
              'ports' => {
6143 
                'a' => {
6144 
                  'direction' => 'in',
6145 
                  'hdlType' => 'std_logic',
6146 
                  'width' => 1,
6147 
                },
6148 
                'b' => {
6149 
                  'direction' => 'in',
6150 
                  'hdlType' => 'std_logic',
6151 
                  'width' => 1,
6152 
                },
6153 
                'dout' => {
6154 
                  'direction' => 'out',
6155 
                  'hdlType' => 'std_logic',
6156 
                  'width' => 1,
6157 
                },
6158 
              },
6159 
            },
6160 
            'entityName' => 'xland2',
6161 
          },
6162 
          'debug2i' => {
6163 
            'connections' => {
6164 
              'ce' => 'debug2i_reg_ce',
6165 
              'clk' => 'sysgen_dut_to_register1_clk',
6166 
              'clr' => 'sysgen_dut_to_register1_clr',
6167 
              'i' => 'sysgen_dut_to_register1_data_in',
6168 
              'o' => 'from_register1_data_out_x0',
6169 
            },
6170 
            'entity' => {
6171 
              'attributes' => {
6172 
                'entityAlreadyNetlisted' => 1,
6173 
                'generics' => [
6174 
                  [
6175 
                    'width',
6176 
                    'integer',
6177 
                    32,
6178 
                  ],
6179 
                  [
6180 
                    'init_index',
6181 
                    'integer',
6182 
                    2,
6183 
                  ],
6184 
                  [
6185 
                    'init_value',
6186 
                    'bit_vector',
6187 
                    'b"00000000000000000000000000000000"',
6188 
                  ],
6189 
                  [
6190 
                    'latency',
6191 
                    'integer',
6192 
                    1,
6193 
                  ],
6194 
                ],
6195 
              },
6196 
              'entityName' => 'synth_reg_w_init',
6197 
              'ports' => {
6198 
                'ce' => {
6199 
                  'direction' => 'in',
6200 
                  'hdlType' => 'std_logic',
6201 
                  'width' => 1,
6202 
                },
6203 
                'clk' => {
6204 
                  'direction' => 'in',
6205 
                  'hdlType' => 'std_logic',
6206 
                  'width' => 1,
6207 
                },
6208 
                'clr' => {
6209 
                  'direction' => 'in',
6210 
                  'hdlType' => 'std_logic',
6211 
                  'width' => 1,
6212 
                },
6213 
                'i' => {
6214 
                  'direction' => 'in',
6215 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6216 
                  'width' => 32,
6217 
                },
6218 
                'o' => {
6219 
                  'direction' => 'out',
6220 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6221 
                  'width' => 32,
6222 
                },
6223 
              },
6224 
            },
6225 
            'entityName' => 'synth_reg_w_init',
6226 
          },
6227 
          'debug2i_ce_and2_comp' => {
6228 
            'connections' => {
6229 
              'a' => 'sysgen_dut_to_register1_ce',
6230 
              'b' => 'sysgen_dut_to_register1_en',
6231 
              'dout' => 'debug2i_reg_ce',
6232 
            },
6233 
            'entity' => {
6234 
              'attributes' => {
6235 
                'entityAlreadyNetlisted' => 1,
6236 
              },
6237 
              'entityName' => 'xland2',
6238 
              'ports' => {
6239 
                'a' => {
6240 
                  'direction' => 'in',
6241 
                  'hdlType' => 'std_logic',
6242 
                  'width' => 1,
6243 
                },
6244 
                'b' => {
6245 
                  'direction' => 'in',
6246 
                  'hdlType' => 'std_logic',
6247 
                  'width' => 1,
6248 
                },
6249 
                'dout' => {
6250 
                  'direction' => 'out',
6251 
                  'hdlType' => 'std_logic',
6252 
                  'width' => 1,
6253 
                },
6254 
              },
6255 
            },
6256 
            'entityName' => 'xland2',
6257 
          },
6258 
          'debug3i' => {
6259 
            'connections' => {
6260 
              'ce' => 'debug3i_reg_ce',
6261 
              'clk' => 'sysgen_dut_to_register2_clk',
6262 
              'clr' => 'sysgen_dut_to_register2_clr',
6263 
              'i' => 'sysgen_dut_to_register2_data_in',
6264 
              'o' => 'from_register2_data_out_x0',
6265 
            },
6266 
            'entity' => {
6267 
              'attributes' => {
6268 
                'entityAlreadyNetlisted' => 1,
6269 
                'generics' => [
6270 
                  [
6271 
                    'width',
6272 
                    'integer',
6273 
                    32,
6274 
                  ],
6275 
                  [
6276 
                    'init_index',
6277 
                    'integer',
6278 
                    2,
6279 
                  ],
6280 
                  [
6281 
                    'init_value',
6282 
                    'bit_vector',
6283 
                    'b"00000000000000000000000000000000"',
6284 
                  ],
6285 
                  [
6286 
                    'latency',
6287 
                    'integer',
6288 
                    1,
6289 
                  ],
6290 
                ],
6291 
              },
6292 
              'entityName' => 'synth_reg_w_init',
6293 
              'ports' => {
6294 
                'ce' => {
6295 
                  'direction' => 'in',
6296 
                  'hdlType' => 'std_logic',
6297 
                  'width' => 1,
6298 
                },
6299 
                'clk' => {
6300 
                  'direction' => 'in',
6301 
                  'hdlType' => 'std_logic',
6302 
                  'width' => 1,
6303 
                },
6304 
                'clr' => {
6305 
                  'direction' => 'in',
6306 
                  'hdlType' => 'std_logic',
6307 
                  'width' => 1,
6308 
                },
6309 
                'i' => {
6310 
                  'direction' => 'in',
6311 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6312 
                  'width' => 32,
6313 
                },
6314 
                'o' => {
6315 
                  'direction' => 'out',
6316 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6317 
                  'width' => 32,
6318 
                },
6319 
              },
6320 
            },
6321 
            'entityName' => 'synth_reg_w_init',
6322 
          },
6323 
          'debug3i_ce_and2_comp' => {
6324 
            'connections' => {
6325 
              'a' => 'sysgen_dut_to_register2_ce',
6326 
              'b' => 'sysgen_dut_to_register2_en',
6327 
              'dout' => 'debug3i_reg_ce',
6328 
            },
6329 
            'entity' => {
6330 
              'attributes' => {
6331 
                'entityAlreadyNetlisted' => 1,
6332 
              },
6333 
              'entityName' => 'xland2',
6334 
              'ports' => {
6335 
                'a' => {
6336 
                  'direction' => 'in',
6337 
                  'hdlType' => 'std_logic',
6338 
                  'width' => 1,
6339 
                },
6340 
                'b' => {
6341 
                  'direction' => 'in',
6342 
                  'hdlType' => 'std_logic',
6343 
                  'width' => 1,
6344 
                },
6345 
                'dout' => {
6346 
                  'direction' => 'out',
6347 
                  'hdlType' => 'std_logic',
6348 
                  'width' => 1,
6349 
                },
6350 
              },
6351 
            },
6352 
            'entityName' => 'xland2',
6353 
          },
6354 
          'debug4i' => {
6355 
            'connections' => {
6356 
              'ce' => 'debug4i_reg_ce',
6357 
              'clk' => 'sysgen_dut_to_register20_clk',
6358 
              'clr' => 'sysgen_dut_to_register20_clr',
6359 
              'i' => 'sysgen_dut_to_register20_data_in',
6360 
              'o' => 'from_register19_data_out_x0',
6361 
            },
6362 
            'entity' => {
6363 
              'attributes' => {
6364 
                'entityAlreadyNetlisted' => 1,
6365 
                'generics' => [
6366 
                  [
6367 
                    'width',
6368 
                    'integer',
6369 
                    32,
6370 
                  ],
6371 
                  [
6372 
                    'init_index',
6373 
                    'integer',
6374 
                    2,
6375 
                  ],
6376 
                  [
6377 
                    'init_value',
6378 
                    'bit_vector',
6379 
                    'b"00000000000000000000000000000000"',
6380 
                  ],
6381 
                  [
6382 
                    'latency',
6383 
                    'integer',
6384 
                    1,
6385 
                  ],
6386 
                ],
6387 
              },
6388 
              'entityName' => 'synth_reg_w_init',
6389 
              'ports' => {
6390 
                'ce' => {
6391 
                  'direction' => 'in',
6392 
                  'hdlType' => 'std_logic',
6393 
                  'width' => 1,
6394 
                },
6395 
                'clk' => {
6396 
                  'direction' => 'in',
6397 
                  'hdlType' => 'std_logic',
6398 
                  'width' => 1,
6399 
                },
6400 
                'clr' => {
6401 
                  'direction' => 'in',
6402 
                  'hdlType' => 'std_logic',
6403 
                  'width' => 1,
6404 
                },
6405 
                'i' => {
6406 
                  'direction' => 'in',
6407 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6408 
                  'width' => 32,
6409 
                },
6410 
                'o' => {
6411 
                  'direction' => 'out',
6412 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6413 
                  'width' => 32,
6414 
                },
6415 
              },
6416 
            },
6417 
            'entityName' => 'synth_reg_w_init',
6418 
          },
6419 
          'debug4i_ce_and2_comp' => {
6420 
            'connections' => {
6421 
              'a' => 'sysgen_dut_to_register20_ce',
6422 
              'b' => 'sysgen_dut_to_register20_en',
6423 
              'dout' => 'debug4i_reg_ce',
6424 
            },
6425 
            'entity' => {
6426 
              'attributes' => {
6427 
                'entityAlreadyNetlisted' => 1,
6428 
              },
6429 
              'entityName' => 'xland2',
6430 
              'ports' => {
6431 
                'a' => {
6432 
                  'direction' => 'in',
6433 
                  'hdlType' => 'std_logic',
6434 
                  'width' => 1,
6435 
                },
6436 
                'b' => {
6437 
                  'direction' => 'in',
6438 
                  'hdlType' => 'std_logic',
6439 
                  'width' => 1,
6440 
                },
6441 
                'dout' => {
6442 
                  'direction' => 'out',
6443 
                  'hdlType' => 'std_logic',
6444 
                  'width' => 1,
6445 
                },
6446 
              },
6447 
            },
6448 
            'entityName' => 'xland2',
6449 
          },
6450 
          'register01rd' => {
6451 
            'connections' => {
6452 
              'ce' => 'register01rd_reg_ce',
6453 
              'clk' => 'sysgen_dut_to_register_clk',
6454 
              'clr' => 'sysgen_dut_to_register_clr',
6455 
              'i' => 'sysgen_dut_to_register_data_in',
6456 
              'o' => 'from_register3_data_out',
6457 
            },
6458 
            'entity' => {
6459 
              'attributes' => {
6460 
                'entityAlreadyNetlisted' => 1,
6461 
                'generics' => [
6462 
                  [
6463 
                    'width',
6464 
                    'integer',
6465 
                    32,
6466 
                  ],
6467 
                  [
6468 
                    'init_index',
6469 
                    'integer',
6470 
                    2,
6471 
                  ],
6472 
                  [
6473 
                    'init_value',
6474 
                    'bit_vector',
6475 
                    'b"00000000000000000000000000000000"',
6476 
                  ],
6477 
                  [
6478 
                    'latency',
6479 
                    'integer',
6480 
                    1,
6481 
                  ],
6482 
                ],
6483 
              },
6484 
              'entityName' => 'synth_reg_w_init',
6485 
              'ports' => {
6486 
                'ce' => {
6487 
                  'direction' => 'in',
6488 
                  'hdlType' => 'std_logic',
6489 
                  'width' => 1,
6490 
                },
6491 
                'clk' => {
6492 
                  'direction' => 'in',
6493 
                  'hdlType' => 'std_logic',
6494 
                  'width' => 1,
6495 
                },
6496 
                'clr' => {
6497 
                  'direction' => 'in',
6498 
                  'hdlType' => 'std_logic',
6499 
                  'width' => 1,
6500 
                },
6501 
                'i' => {
6502 
                  'direction' => 'in',
6503 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6504 
                  'width' => 32,
6505 
                },
6506 
                'o' => {
6507 
                  'direction' => 'out',
6508 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6509 
                  'width' => 32,
6510 
                },
6511 
              },
6512 
            },
6513 
            'entityName' => 'synth_reg_w_init',
6514 
          },
6515 
          'register01rd_ce_and2_comp' => {
6516 
            'connections' => {
6517 
              'a' => 'sysgen_dut_to_register_ce',
6518 
              'b' => 'sysgen_dut_to_register_en',
6519 
              'dout' => 'register01rd_reg_ce',
6520 
            },
6521 
            'entity' => {
6522 
              'attributes' => {
6523 
                'entityAlreadyNetlisted' => 1,
6524 
              },
6525 
              'entityName' => 'xland2',
6526 
              'ports' => {
6527 
                'a' => {
6528 
                  'direction' => 'in',
6529 
                  'hdlType' => 'std_logic',
6530 
                  'width' => 1,
6531 
                },
6532 
                'b' => {
6533 
                  'direction' => 'in',
6534 
                  'hdlType' => 'std_logic',
6535 
                  'width' => 1,
6536 
                },
6537 
                'dout' => {
6538 
                  'direction' => 'out',
6539 
                  'hdlType' => 'std_logic',
6540 
                  'width' => 1,
6541 
                },
6542 
              },
6543 
            },
6544 
            'entityName' => 'xland2',
6545 
          },
6546 
          'register01rv' => {
6547 
            'connections' => {
6548 
              'ce' => 'register01rv_reg_ce',
6549 
              'clk' => 'sysgen_dut_to_register1_clk_x0',
6550 
              'clr' => 'sysgen_dut_to_register1_clr_x0',
6551 
              'i' => 'sysgen_dut_to_register1_data_in_x0',
6552 
              'o' => 'from_register1_data_out',
6553 
            },
6554 
            'entity' => {
6555 
              'attributes' => {
6556 
                'entityAlreadyNetlisted' => 1,
6557 
                'generics' => [
6558 
                  [
6559 
                    'width',
6560 
                    'integer',
6561 
                    1,
6562 
                  ],
6563 
                  [
6564 
                    'init_index',
6565 
                    'integer',
6566 
                    2,
6567 
                  ],
6568 
                  [
6569 
                    'init_value',
6570 
                    'bit_vector',
6571 
                    'b"0"',
6572 
                  ],
6573 
                  [
6574 
                    'latency',
6575 
                    'integer',
6576 
                    1,
6577 
                  ],
6578 
                ],
6579 
              },
6580 
              'entityName' => 'synth_reg_w_init',
6581 
              'ports' => {
6582 
                'ce' => {
6583 
                  'direction' => 'in',
6584 
                  'hdlType' => 'std_logic',
6585 
                  'width' => 1,
6586 
                },
6587 
                'clk' => {
6588 
                  'direction' => 'in',
6589 
                  'hdlType' => 'std_logic',
6590 
                  'width' => 1,
6591 
                },
6592 
                'clr' => {
6593 
                  'direction' => 'in',
6594 
                  'hdlType' => 'std_logic',
6595 
                  'width' => 1,
6596 
                },
6597 
                'i' => {
6598 
                  'direction' => 'in',
6599 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6600 
                  'width' => 1,
6601 
                },
6602 
                'o' => {
6603 
                  'direction' => 'out',
6604 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6605 
                  'width' => 1,
6606 
                },
6607 
              },
6608 
            },
6609 
            'entityName' => 'synth_reg_w_init',
6610 
          },
6611 
          'register01rv_ce_and2_comp' => {
6612 
            'connections' => {
6613 
              'a' => 'sysgen_dut_to_register1_ce_x0',
6614 
              'b' => 'sysgen_dut_to_register1_en_x0',
6615 
              'dout' => 'register01rv_reg_ce',
6616 
            },
6617 
            'entity' => {
6618 
              'attributes' => {
6619 
                'entityAlreadyNetlisted' => 1,
6620 
              },
6621 
              'entityName' => 'xland2',
6622 
              'ports' => {
6623 
                'a' => {
6624 
                  'direction' => 'in',
6625 
                  'hdlType' => 'std_logic',
6626 
                  'width' => 1,
6627 
                },
6628 
                'b' => {
6629 
                  'direction' => 'in',
6630 
                  'hdlType' => 'std_logic',
6631 
                  'width' => 1,
6632 
                },
6633 
                'dout' => {
6634 
                  'direction' => 'out',
6635 
                  'hdlType' => 'std_logic',
6636 
                  'width' => 1,
6637 
                },
6638 
              },
6639 
            },
6640 
            'entityName' => 'xland2',
6641 
          },
6642 
          'register01td' => {
6643 
            'connections' => {
6644 
              'ce' => 'register01td_reg_ce',
6645 
              'clk' => 'sysgen_dut_to_register7_clk',
6646 
              'clr' => 'sysgen_dut_to_register7_clr',
6647 
              'i' => 'sysgen_dut_to_register7_data_in',
6648 
              'o' => 'from_register3_data_out_x0',
6649 
            },
6650 
            'entity' => {
6651 
              'attributes' => {
6652 
                'entityAlreadyNetlisted' => 1,
6653 
                'generics' => [
6654 
                  [
6655 
                    'width',
6656 
                    'integer',
6657 
                    32,
6658 
                  ],
6659 
                  [
6660 
                    'init_index',
6661 
                    'integer',
6662 
                    2,
6663 
                  ],
6664 
                  [
6665 
                    'init_value',
6666 
                    'bit_vector',
6667 
                    'b"00000000000000000000000000000000"',
6668 
                  ],
6669 
                  [
6670 
                    'latency',
6671 
                    'integer',
6672 
                    1,
6673 
                  ],
6674 
                ],
6675 
              },
6676 
              'entityName' => 'synth_reg_w_init',
6677 
              'ports' => {
6678 
                'ce' => {
6679 
                  'direction' => 'in',
6680 
                  'hdlType' => 'std_logic',
6681 
                  'width' => 1,
6682 
                },
6683 
                'clk' => {
6684 
                  'direction' => 'in',
6685 
                  'hdlType' => 'std_logic',
6686 
                  'width' => 1,
6687 
                },
6688 
                'clr' => {
6689 
                  'direction' => 'in',
6690 
                  'hdlType' => 'std_logic',
6691 
                  'width' => 1,
6692 
                },
6693 
                'i' => {
6694 
                  'direction' => 'in',
6695 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6696 
                  'width' => 32,
6697 
                },
6698 
                'o' => {
6699 
                  'direction' => 'out',
6700 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6701 
                  'width' => 32,
6702 
                },
6703 
              },
6704 
            },
6705 
            'entityName' => 'synth_reg_w_init',
6706 
          },
6707 
          'register01td_ce_and2_comp' => {
6708 
            'connections' => {
6709 
              'a' => 'sysgen_dut_to_register7_ce',
6710 
              'b' => 'sysgen_dut_to_register7_en',
6711 
              'dout' => 'register01td_reg_ce',
6712 
            },
6713 
            'entity' => {
6714 
              'attributes' => {
6715 
                'entityAlreadyNetlisted' => 1,
6716 
              },
6717 
              'entityName' => 'xland2',
6718 
              'ports' => {
6719 
                'a' => {
6720 
                  'direction' => 'in',
6721 
                  'hdlType' => 'std_logic',
6722 
                  'width' => 1,
6723 
                },
6724 
                'b' => {
6725 
                  'direction' => 'in',
6726 
                  'hdlType' => 'std_logic',
6727 
                  'width' => 1,
6728 
                },
6729 
                'dout' => {
6730 
                  'direction' => 'out',
6731 
                  'hdlType' => 'std_logic',
6732 
                  'width' => 1,
6733 
                },
6734 
              },
6735 
            },
6736 
            'entityName' => 'xland2',
6737 
          },
6738 
          'register01tv' => {
6739 
            'connections' => {
6740 
              'ce' => 'register01tv_reg_ce',
6741 
              'clk' => 'sysgen_dut_to_register3_clk',
6742 
              'clr' => 'sysgen_dut_to_register3_clr',
6743 
              'i' => 'sysgen_dut_to_register3_data_in',
6744 
              'o' => 'from_register4_data_out_x0',
6745 
            },
6746 
            'entity' => {
6747 
              'attributes' => {
6748 
                'entityAlreadyNetlisted' => 1,
6749 
                'generics' => [
6750 
                  [
6751 
                    'width',
6752 
                    'integer',
6753 
                    1,
6754 
                  ],
6755 
                  [
6756 
                    'init_index',
6757 
                    'integer',
6758 
                    2,
6759 
                  ],
6760 
                  [
6761 
                    'init_value',
6762 
                    'bit_vector',
6763 
                    'b"0"',
6764 
                  ],
6765 
                  [
6766 
                    'latency',
6767 
                    'integer',
6768 
                    1,
6769 
                  ],
6770 
                ],
6771 
              },
6772 
              'entityName' => 'synth_reg_w_init',
6773 
              'ports' => {
6774 
                'ce' => {
6775 
                  'direction' => 'in',
6776 
                  'hdlType' => 'std_logic',
6777 
                  'width' => 1,
6778 
                },
6779 
                'clk' => {
6780 
                  'direction' => 'in',
6781 
                  'hdlType' => 'std_logic',
6782 
                  'width' => 1,
6783 
                },
6784 
                'clr' => {
6785 
                  'direction' => 'in',
6786 
                  'hdlType' => 'std_logic',
6787 
                  'width' => 1,
6788 
                },
6789 
                'i' => {
6790 
                  'direction' => 'in',
6791 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6792 
                  'width' => 1,
6793 
                },
6794 
                'o' => {
6795 
                  'direction' => 'out',
6796 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6797 
                  'width' => 1,
6798 
                },
6799 
              },
6800 
            },
6801 
            'entityName' => 'synth_reg_w_init',
6802 
          },
6803 
          'register01tv_ce_and2_comp' => {
6804 
            'connections' => {
6805 
              'a' => 'sysgen_dut_to_register3_ce',
6806 
              'b' => 'sysgen_dut_to_register3_en',
6807 
              'dout' => 'register01tv_reg_ce',
6808 
            },
6809 
            'entity' => {
6810 
              'attributes' => {
6811 
                'entityAlreadyNetlisted' => 1,
6812 
              },
6813 
              'entityName' => 'xland2',
6814 
              'ports' => {
6815 
                'a' => {
6816 
                  'direction' => 'in',
6817 
                  'hdlType' => 'std_logic',
6818 
                  'width' => 1,
6819 
                },
6820 
                'b' => {
6821 
                  'direction' => 'in',
6822 
                  'hdlType' => 'std_logic',
6823 
                  'width' => 1,
6824 
                },
6825 
                'dout' => {
6826 
                  'direction' => 'out',
6827 
                  'hdlType' => 'std_logic',
6828 
                  'width' => 1,
6829 
                },
6830 
              },
6831 
            },
6832 
            'entityName' => 'xland2',
6833 
          },
6834 
          'register02rd' => {
6835 
            'connections' => {
6836 
              'ce' => 'register02rd_reg_ce',
6837 
              'clk' => 'sysgen_dut_to_register2_clk_x0',
6838 
              'clr' => 'sysgen_dut_to_register2_clr_x0',
6839 
              'i' => 'sysgen_dut_to_register2_data_in_x0',
6840 
              'o' => 'from_register5_data_out',
6841 
            },
6842 
            'entity' => {
6843 
              'attributes' => {
6844 
                'entityAlreadyNetlisted' => 1,
6845 
                'generics' => [
6846 
                  [
6847 
                    'width',
6848 
                    'integer',
6849 
                    32,
6850 
                  ],
6851 
                  [
6852 
                    'init_index',
6853 
                    'integer',
6854 
                    2,
6855 
                  ],
6856 
                  [
6857 
                    'init_value',
6858 
                    'bit_vector',
6859 
                    'b"00000000000000000000000000000000"',
6860 
                  ],
6861 
                  [
6862 
                    'latency',
6863 
                    'integer',
6864 
                    1,
6865 
                  ],
6866 
                ],
6867 
              },
6868 
              'entityName' => 'synth_reg_w_init',
6869 
              'ports' => {
6870 
                'ce' => {
6871 
                  'direction' => 'in',
6872 
                  'hdlType' => 'std_logic',
6873 
                  'width' => 1,
6874 
                },
6875 
                'clk' => {
6876 
                  'direction' => 'in',
6877 
                  'hdlType' => 'std_logic',
6878 
                  'width' => 1,
6879 
                },
6880 
                'clr' => {
6881 
                  'direction' => 'in',
6882 
                  'hdlType' => 'std_logic',
6883 
                  'width' => 1,
6884 
                },
6885 
                'i' => {
6886 
                  'direction' => 'in',
6887 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6888 
                  'width' => 32,
6889 
                },
6890 
                'o' => {
6891 
                  'direction' => 'out',
6892 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
6893 
                  'width' => 32,
6894 
                },
6895 
              },
6896 
            },
6897 
            'entityName' => 'synth_reg_w_init',
6898 
          },
6899 
          'register02rd_ce_and2_comp' => {
6900 
            'connections' => {
6901 
              'a' => 'sysgen_dut_to_register2_ce_x0',
6902 
              'b' => 'sysgen_dut_to_register2_en_x0',
6903 
              'dout' => 'register02rd_reg_ce',
6904 
            },
6905 
            'entity' => {
6906 
              'attributes' => {
6907 
                'entityAlreadyNetlisted' => 1,
6908 
              },
6909 
              'entityName' => 'xland2',
6910 
              'ports' => {
6911 
                'a' => {
6912 
                  'direction' => 'in',
6913 
                  'hdlType' => 'std_logic',
6914 
                  'width' => 1,
6915 
                },
6916 
                'b' => {
6917 
                  'direction' => 'in',
6918 
                  'hdlType' => 'std_logic',
6919 
                  'width' => 1,
6920 
                },
6921 
                'dout' => {
6922 
                  'direction' => 'out',
6923 
                  'hdlType' => 'std_logic',
6924 
                  'width' => 1,
6925 
                },
6926 
              },
6927 
            },
6928 
            'entityName' => 'xland2',
6929 
          },
6930 
          'register02rv' => {
6931 
            'connections' => {
6932 
              'ce' => 'register02rv_reg_ce',
6933 
              'clk' => 'sysgen_dut_to_register4_clk_x0',
6934 
              'clr' => 'sysgen_dut_to_register4_clr_x0',
6935 
              'i' => 'sysgen_dut_to_register4_data_in_x0',
6936 
              'o' => 'from_register2_data_out',
6937 
            },
6938 
            'entity' => {
6939 
              'attributes' => {
6940 
                'entityAlreadyNetlisted' => 1,
6941 
                'generics' => [
6942 
                  [
6943 
                    'width',
6944 
                    'integer',
6945 
                    1,
6946 
                  ],
6947 
                  [
6948 
                    'init_index',
6949 
                    'integer',
6950 
                    2,
6951 
                  ],
6952 
                  [
6953 
                    'init_value',
6954 
                    'bit_vector',
6955 
                    'b"0"',
6956 
                  ],
6957 
                  [
6958 
                    'latency',
6959 
                    'integer',
6960 
                    1,
6961 
                  ],
6962 
                ],
6963 
              },
6964 
              'entityName' => 'synth_reg_w_init',
6965 
              'ports' => {
6966 
                'ce' => {
6967 
                  'direction' => 'in',
6968 
                  'hdlType' => 'std_logic',
6969 
                  'width' => 1,
6970 
                },
6971 
                'clk' => {
6972 
                  'direction' => 'in',
6973 
                  'hdlType' => 'std_logic',
6974 
                  'width' => 1,
6975 
                },
6976 
                'clr' => {
6977 
                  'direction' => 'in',
6978 
                  'hdlType' => 'std_logic',
6979 
                  'width' => 1,
6980 
                },
6981 
                'i' => {
6982 
                  'direction' => 'in',
6983 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6984 
                  'width' => 1,
6985 
                },
6986 
                'o' => {
6987 
                  'direction' => 'out',
6988 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
6989 
                  'width' => 1,
6990 
                },
6991 
              },
6992 
            },
6993 
            'entityName' => 'synth_reg_w_init',
6994 
          },
6995 
          'register02rv_ce_and2_comp' => {
6996 
            'connections' => {
6997 
              'a' => 'sysgen_dut_to_register4_ce_x0',
6998 
              'b' => 'sysgen_dut_to_register4_en_x0',
6999 
              'dout' => 'register02rv_reg_ce',
7000 
            },
7001 
            'entity' => {
7002 
              'attributes' => {
7003 
                'entityAlreadyNetlisted' => 1,
7004 
              },
7005 
              'entityName' => 'xland2',
7006 
              'ports' => {
7007 
                'a' => {
7008 
                  'direction' => 'in',
7009 
                  'hdlType' => 'std_logic',
7010 
                  'width' => 1,
7011 
                },
7012 
                'b' => {
7013 
                  'direction' => 'in',
7014 
                  'hdlType' => 'std_logic',
7015 
                  'width' => 1,
7016 
                },
7017 
                'dout' => {
7018 
                  'direction' => 'out',
7019 
                  'hdlType' => 'std_logic',
7020 
                  'width' => 1,
7021 
                },
7022 
              },
7023 
            },
7024 
            'entityName' => 'xland2',
7025 
          },
7026 
          'register02td' => {
7027 
            'connections' => {
7028 
              'ce' => 'register02td_reg_ce',
7029 
              'clk' => 'sysgen_dut_to_register5_clk',
7030 
              'clr' => 'sysgen_dut_to_register5_clr',
7031 
              'i' => 'sysgen_dut_to_register5_data_in',
7032 
              'o' => 'from_register5_data_out_x0',
7033 
            },
7034 
            'entity' => {
7035 
              'attributes' => {
7036 
                'entityAlreadyNetlisted' => 1,
7037 
                'generics' => [
7038 
                  [
7039 
                    'width',
7040 
                    'integer',
7041 
                    32,
7042 
                  ],
7043 
                  [
7044 
                    'init_index',
7045 
                    'integer',
7046 
                    2,
7047 
                  ],
7048 
                  [
7049 
                    'init_value',
7050 
                    'bit_vector',
7051 
                    'b"00000000000000000000000000000000"',
7052 
                  ],
7053 
                  [
7054 
                    'latency',
7055 
                    'integer',
7056 
                    1,
7057 
                  ],
7058 
                ],
7059 
              },
7060 
              'entityName' => 'synth_reg_w_init',
7061 
              'ports' => {
7062 
                'ce' => {
7063 
                  'direction' => 'in',
7064 
                  'hdlType' => 'std_logic',
7065 
                  'width' => 1,
7066 
                },
7067 
                'clk' => {
7068 
                  'direction' => 'in',
7069 
                  'hdlType' => 'std_logic',
7070 
                  'width' => 1,
7071 
                },
7072 
                'clr' => {
7073 
                  'direction' => 'in',
7074 
                  'hdlType' => 'std_logic',
7075 
                  'width' => 1,
7076 
                },
7077 
                'i' => {
7078 
                  'direction' => 'in',
7079 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7080 
                  'width' => 32,
7081 
                },
7082 
                'o' => {
7083 
                  'direction' => 'out',
7084 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7085 
                  'width' => 32,
7086 
                },
7087 
              },
7088 
            },
7089 
            'entityName' => 'synth_reg_w_init',
7090 
          },
7091 
          'register02td_ce_and2_comp' => {
7092 
            'connections' => {
7093 
              'a' => 'sysgen_dut_to_register5_ce',
7094 
              'b' => 'sysgen_dut_to_register5_en',
7095 
              'dout' => 'register02td_reg_ce',
7096 
            },
7097 
            'entity' => {
7098 
              'attributes' => {
7099 
                'entityAlreadyNetlisted' => 1,
7100 
              },
7101 
              'entityName' => 'xland2',
7102 
              'ports' => {
7103 
                'a' => {
7104 
                  'direction' => 'in',
7105 
                  'hdlType' => 'std_logic',
7106 
                  'width' => 1,
7107 
                },
7108 
                'b' => {
7109 
                  'direction' => 'in',
7110 
                  'hdlType' => 'std_logic',
7111 
                  'width' => 1,
7112 
                },
7113 
                'dout' => {
7114 
                  'direction' => 'out',
7115 
                  'hdlType' => 'std_logic',
7116 
                  'width' => 1,
7117 
                },
7118 
              },
7119 
            },
7120 
            'entityName' => 'xland2',
7121 
          },
7122 
          'register02tv' => {
7123 
            'connections' => {
7124 
              'ce' => 'register02tv_reg_ce',
7125 
              'clk' => 'sysgen_dut_to_register4_clk',
7126 
              'clr' => 'sysgen_dut_to_register4_clr',
7127 
              'i' => 'sysgen_dut_to_register4_data_in',
7128 
              'o' => 'from_register6_data_out_x0',
7129 
            },
7130 
            'entity' => {
7131 
              'attributes' => {
7132 
                'entityAlreadyNetlisted' => 1,
7133 
                'generics' => [
7134 
                  [
7135 
                    'width',
7136 
                    'integer',
7137 
                    1,
7138 
                  ],
7139 
                  [
7140 
                    'init_index',
7141 
                    'integer',
7142 
                    2,
7143 
                  ],
7144 
                  [
7145 
                    'init_value',
7146 
                    'bit_vector',
7147 
                    'b"0"',
7148 
                  ],
7149 
                  [
7150 
                    'latency',
7151 
                    'integer',
7152 
                    1,
7153 
                  ],
7154 
                ],
7155 
              },
7156 
              'entityName' => 'synth_reg_w_init',
7157 
              'ports' => {
7158 
                'ce' => {
7159 
                  'direction' => 'in',
7160 
                  'hdlType' => 'std_logic',
7161 
                  'width' => 1,
7162 
                },
7163 
                'clk' => {
7164 
                  'direction' => 'in',
7165 
                  'hdlType' => 'std_logic',
7166 
                  'width' => 1,
7167 
                },
7168 
                'clr' => {
7169 
                  'direction' => 'in',
7170 
                  'hdlType' => 'std_logic',
7171 
                  'width' => 1,
7172 
                },
7173 
                'i' => {
7174 
                  'direction' => 'in',
7175 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7176 
                  'width' => 1,
7177 
                },
7178 
                'o' => {
7179 
                  'direction' => 'out',
7180 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7181 
                  'width' => 1,
7182 
                },
7183 
              },
7184 
            },
7185 
            'entityName' => 'synth_reg_w_init',
7186 
          },
7187 
          'register02tv_ce_and2_comp' => {
7188 
            'connections' => {
7189 
              'a' => 'sysgen_dut_to_register4_ce',
7190 
              'b' => 'sysgen_dut_to_register4_en',
7191 
              'dout' => 'register02tv_reg_ce',
7192 
            },
7193 
            'entity' => {
7194 
              'attributes' => {
7195 
                'entityAlreadyNetlisted' => 1,
7196 
              },
7197 
              'entityName' => 'xland2',
7198 
              'ports' => {
7199 
                'a' => {
7200 
                  'direction' => 'in',
7201 
                  'hdlType' => 'std_logic',
7202 
                  'width' => 1,
7203 
                },
7204 
                'b' => {
7205 
                  'direction' => 'in',
7206 
                  'hdlType' => 'std_logic',
7207 
                  'width' => 1,
7208 
                },
7209 
                'dout' => {
7210 
                  'direction' => 'out',
7211 
                  'hdlType' => 'std_logic',
7212 
                  'width' => 1,
7213 
                },
7214 
              },
7215 
            },
7216 
            'entityName' => 'xland2',
7217 
          },
7218 
          'register03rd' => {
7219 
            'connections' => {
7220 
              'ce' => 'register03rd_reg_ce',
7221 
              'clk' => 'sysgen_dut_to_register3_clk_x0',
7222 
              'clr' => 'sysgen_dut_to_register3_clr_x0',
7223 
              'i' => 'sysgen_dut_to_register3_data_in_x0',
7224 
              'o' => 'from_register7_data_out',
7225 
            },
7226 
            'entity' => {
7227 
              'attributes' => {
7228 
                'entityAlreadyNetlisted' => 1,
7229 
                'generics' => [
7230 
                  [
7231 
                    'width',
7232 
                    'integer',
7233 
                    32,
7234 
                  ],
7235 
                  [
7236 
                    'init_index',
7237 
                    'integer',
7238 
                    2,
7239 
                  ],
7240 
                  [
7241 
                    'init_value',
7242 
                    'bit_vector',
7243 
                    'b"00000000000000000000000000000000"',
7244 
                  ],
7245 
                  [
7246 
                    'latency',
7247 
                    'integer',
7248 
                    1,
7249 
                  ],
7250 
                ],
7251 
              },
7252 
              'entityName' => 'synth_reg_w_init',
7253 
              'ports' => {
7254 
                'ce' => {
7255 
                  'direction' => 'in',
7256 
                  'hdlType' => 'std_logic',
7257 
                  'width' => 1,
7258 
                },
7259 
                'clk' => {
7260 
                  'direction' => 'in',
7261 
                  'hdlType' => 'std_logic',
7262 
                  'width' => 1,
7263 
                },
7264 
                'clr' => {
7265 
                  'direction' => 'in',
7266 
                  'hdlType' => 'std_logic',
7267 
                  'width' => 1,
7268 
                },
7269 
                'i' => {
7270 
                  'direction' => 'in',
7271 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7272 
                  'width' => 32,
7273 
                },
7274 
                'o' => {
7275 
                  'direction' => 'out',
7276 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7277 
                  'width' => 32,
7278 
                },
7279 
              },
7280 
            },
7281 
            'entityName' => 'synth_reg_w_init',
7282 
          },
7283 
          'register03rd_ce_and2_comp' => {
7284 
            'connections' => {
7285 
              'a' => 'sysgen_dut_to_register3_ce_x0',
7286 
              'b' => 'sysgen_dut_to_register3_en_x0',
7287 
              'dout' => 'register03rd_reg_ce',
7288 
            },
7289 
            'entity' => {
7290 
              'attributes' => {
7291 
                'entityAlreadyNetlisted' => 1,
7292 
              },
7293 
              'entityName' => 'xland2',
7294 
              'ports' => {
7295 
                'a' => {
7296 
                  'direction' => 'in',
7297 
                  'hdlType' => 'std_logic',
7298 
                  'width' => 1,
7299 
                },
7300 
                'b' => {
7301 
                  'direction' => 'in',
7302 
                  'hdlType' => 'std_logic',
7303 
                  'width' => 1,
7304 
                },
7305 
                'dout' => {
7306 
                  'direction' => 'out',
7307 
                  'hdlType' => 'std_logic',
7308 
                  'width' => 1,
7309 
                },
7310 
              },
7311 
            },
7312 
            'entityName' => 'xland2',
7313 
          },
7314 
          'register03rv' => {
7315 
            'connections' => {
7316 
              'ce' => 'register03rv_reg_ce',
7317 
              'clk' => 'sysgen_dut_to_register5_clk_x0',
7318 
              'clr' => 'sysgen_dut_to_register5_clr_x0',
7319 
              'i' => 'sysgen_dut_to_register5_data_in_x0',
7320 
              'o' => 'from_register6_data_out',
7321 
            },
7322 
            'entity' => {
7323 
              'attributes' => {
7324 
                'entityAlreadyNetlisted' => 1,
7325 
                'generics' => [
7326 
                  [
7327 
                    'width',
7328 
                    'integer',
7329 
                    1,
7330 
                  ],
7331 
                  [
7332 
                    'init_index',
7333 
                    'integer',
7334 
                    2,
7335 
                  ],
7336 
                  [
7337 
                    'init_value',
7338 
                    'bit_vector',
7339 
                    'b"0"',
7340 
                  ],
7341 
                  [
7342 
                    'latency',
7343 
                    'integer',
7344 
                    1,
7345 
                  ],
7346 
                ],
7347 
              },
7348 
              'entityName' => 'synth_reg_w_init',
7349 
              'ports' => {
7350 
                'ce' => {
7351 
                  'direction' => 'in',
7352 
                  'hdlType' => 'std_logic',
7353 
                  'width' => 1,
7354 
                },
7355 
                'clk' => {
7356 
                  'direction' => 'in',
7357 
                  'hdlType' => 'std_logic',
7358 
                  'width' => 1,
7359 
                },
7360 
                'clr' => {
7361 
                  'direction' => 'in',
7362 
                  'hdlType' => 'std_logic',
7363 
                  'width' => 1,
7364 
                },
7365 
                'i' => {
7366 
                  'direction' => 'in',
7367 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7368 
                  'width' => 1,
7369 
                },
7370 
                'o' => {
7371 
                  'direction' => 'out',
7372 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7373 
                  'width' => 1,
7374 
                },
7375 
              },
7376 
            },
7377 
            'entityName' => 'synth_reg_w_init',
7378 
          },
7379 
          'register03rv_ce_and2_comp' => {
7380 
            'connections' => {
7381 
              'a' => 'sysgen_dut_to_register5_ce_x0',
7382 
              'b' => 'sysgen_dut_to_register5_en_x0',
7383 
              'dout' => 'register03rv_reg_ce',
7384 
            },
7385 
            'entity' => {
7386 
              'attributes' => {
7387 
                'entityAlreadyNetlisted' => 1,
7388 
              },
7389 
              'entityName' => 'xland2',
7390 
              'ports' => {
7391 
                'a' => {
7392 
                  'direction' => 'in',
7393 
                  'hdlType' => 'std_logic',
7394 
                  'width' => 1,
7395 
                },
7396 
                'b' => {
7397 
                  'direction' => 'in',
7398 
                  'hdlType' => 'std_logic',
7399 
                  'width' => 1,
7400 
                },
7401 
                'dout' => {
7402 
                  'direction' => 'out',
7403 
                  'hdlType' => 'std_logic',
7404 
                  'width' => 1,
7405 
                },
7406 
              },
7407 
            },
7408 
            'entityName' => 'xland2',
7409 
          },
7410 
          'register03td' => {
7411 
            'connections' => {
7412 
              'ce' => 'register03td_reg_ce',
7413 
              'clk' => 'sysgen_dut_to_register9_clk',
7414 
              'clr' => 'sysgen_dut_to_register9_clr',
7415 
              'i' => 'sysgen_dut_to_register9_data_in',
7416 
              'o' => 'from_register7_data_out_x0',
7417 
            },
7418 
            'entity' => {
7419 
              'attributes' => {
7420 
                'entityAlreadyNetlisted' => 1,
7421 
                'generics' => [
7422 
                  [
7423 
                    'width',
7424 
                    'integer',
7425 
                    32,
7426 
                  ],
7427 
                  [
7428 
                    'init_index',
7429 
                    'integer',
7430 
                    2,
7431 
                  ],
7432 
                  [
7433 
                    'init_value',
7434 
                    'bit_vector',
7435 
                    'b"00000000000000000000000000000000"',
7436 
                  ],
7437 
                  [
7438 
                    'latency',
7439 
                    'integer',
7440 
                    1,
7441 
                  ],
7442 
                ],
7443 
              },
7444 
              'entityName' => 'synth_reg_w_init',
7445 
              'ports' => {
7446 
                'ce' => {
7447 
                  'direction' => 'in',
7448 
                  'hdlType' => 'std_logic',
7449 
                  'width' => 1,
7450 
                },
7451 
                'clk' => {
7452 
                  'direction' => 'in',
7453 
                  'hdlType' => 'std_logic',
7454 
                  'width' => 1,
7455 
                },
7456 
                'clr' => {
7457 
                  'direction' => 'in',
7458 
                  'hdlType' => 'std_logic',
7459 
                  'width' => 1,
7460 
                },
7461 
                'i' => {
7462 
                  'direction' => 'in',
7463 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7464 
                  'width' => 32,
7465 
                },
7466 
                'o' => {
7467 
                  'direction' => 'out',
7468 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7469 
                  'width' => 32,
7470 
                },
7471 
              },
7472 
            },
7473 
            'entityName' => 'synth_reg_w_init',
7474 
          },
7475 
          'register03td_ce_and2_comp' => {
7476 
            'connections' => {
7477 
              'a' => 'sysgen_dut_to_register9_ce',
7478 
              'b' => 'sysgen_dut_to_register9_en',
7479 
              'dout' => 'register03td_reg_ce',
7480 
            },
7481 
            'entity' => {
7482 
              'attributes' => {
7483 
                'entityAlreadyNetlisted' => 1,
7484 
              },
7485 
              'entityName' => 'xland2',
7486 
              'ports' => {
7487 
                'a' => {
7488 
                  'direction' => 'in',
7489 
                  'hdlType' => 'std_logic',
7490 
                  'width' => 1,
7491 
                },
7492 
                'b' => {
7493 
                  'direction' => 'in',
7494 
                  'hdlType' => 'std_logic',
7495 
                  'width' => 1,
7496 
                },
7497 
                'dout' => {
7498 
                  'direction' => 'out',
7499 
                  'hdlType' => 'std_logic',
7500 
                  'width' => 1,
7501 
                },
7502 
              },
7503 
            },
7504 
            'entityName' => 'xland2',
7505 
          },
7506 
          'register03tv' => {
7507 
            'connections' => {
7508 
              'ce' => 'register03tv_reg_ce',
7509 
              'clk' => 'sysgen_dut_to_register8_clk',
7510 
              'clr' => 'sysgen_dut_to_register8_clr',
7511 
              'i' => 'sysgen_dut_to_register8_data_in',
7512 
              'o' => 'from_register8_data_out_x0',
7513 
            },
7514 
            'entity' => {
7515 
              'attributes' => {
7516 
                'entityAlreadyNetlisted' => 1,
7517 
                'generics' => [
7518 
                  [
7519 
                    'width',
7520 
                    'integer',
7521 
                    1,
7522 
                  ],
7523 
                  [
7524 
                    'init_index',
7525 
                    'integer',
7526 
                    2,
7527 
                  ],
7528 
                  [
7529 
                    'init_value',
7530 
                    'bit_vector',
7531 
                    'b"0"',
7532 
                  ],
7533 
                  [
7534 
                    'latency',
7535 
                    'integer',
7536 
                    1,
7537 
                  ],
7538 
                ],
7539 
              },
7540 
              'entityName' => 'synth_reg_w_init',
7541 
              'ports' => {
7542 
                'ce' => {
7543 
                  'direction' => 'in',
7544 
                  'hdlType' => 'std_logic',
7545 
                  'width' => 1,
7546 
                },
7547 
                'clk' => {
7548 
                  'direction' => 'in',
7549 
                  'hdlType' => 'std_logic',
7550 
                  'width' => 1,
7551 
                },
7552 
                'clr' => {
7553 
                  'direction' => 'in',
7554 
                  'hdlType' => 'std_logic',
7555 
                  'width' => 1,
7556 
                },
7557 
                'i' => {
7558 
                  'direction' => 'in',
7559 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7560 
                  'width' => 1,
7561 
                },
7562 
                'o' => {
7563 
                  'direction' => 'out',
7564 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7565 
                  'width' => 1,
7566 
                },
7567 
              },
7568 
            },
7569 
            'entityName' => 'synth_reg_w_init',
7570 
          },
7571 
          'register03tv_ce_and2_comp' => {
7572 
            'connections' => {
7573 
              'a' => 'sysgen_dut_to_register8_ce',
7574 
              'b' => 'sysgen_dut_to_register8_en',
7575 
              'dout' => 'register03tv_reg_ce',
7576 
            },
7577 
            'entity' => {
7578 
              'attributes' => {
7579 
                'entityAlreadyNetlisted' => 1,
7580 
              },
7581 
              'entityName' => 'xland2',
7582 
              'ports' => {
7583 
                'a' => {
7584 
                  'direction' => 'in',
7585 
                  'hdlType' => 'std_logic',
7586 
                  'width' => 1,
7587 
                },
7588 
                'b' => {
7589 
                  'direction' => 'in',
7590 
                  'hdlType' => 'std_logic',
7591 
                  'width' => 1,
7592 
                },
7593 
                'dout' => {
7594 
                  'direction' => 'out',
7595 
                  'hdlType' => 'std_logic',
7596 
                  'width' => 1,
7597 
                },
7598 
              },
7599 
            },
7600 
            'entityName' => 'xland2',
7601 
          },
7602 
          'register04rd' => {
7603 
            'connections' => {
7604 
              'ce' => 'register04rd_reg_ce',
7605 
              'clk' => 'sysgen_dut_to_register6_clk_x0',
7606 
              'clr' => 'sysgen_dut_to_register6_clr_x0',
7607 
              'i' => 'sysgen_dut_to_register6_data_in_x0',
7608 
              'o' => 'from_register8_data_out',
7609 
            },
7610 
            'entity' => {
7611 
              'attributes' => {
7612 
                'entityAlreadyNetlisted' => 1,
7613 
                'generics' => [
7614 
                  [
7615 
                    'width',
7616 
                    'integer',
7617 
                    32,
7618 
                  ],
7619 
                  [
7620 
                    'init_index',
7621 
                    'integer',
7622 
                    2,
7623 
                  ],
7624 
                  [
7625 
                    'init_value',
7626 
                    'bit_vector',
7627 
                    'b"00000000000000000000000000000000"',
7628 
                  ],
7629 
                  [
7630 
                    'latency',
7631 
                    'integer',
7632 
                    1,
7633 
                  ],
7634 
                ],
7635 
              },
7636 
              'entityName' => 'synth_reg_w_init',
7637 
              'ports' => {
7638 
                'ce' => {
7639 
                  'direction' => 'in',
7640 
                  'hdlType' => 'std_logic',
7641 
                  'width' => 1,
7642 
                },
7643 
                'clk' => {
7644 
                  'direction' => 'in',
7645 
                  'hdlType' => 'std_logic',
7646 
                  'width' => 1,
7647 
                },
7648 
                'clr' => {
7649 
                  'direction' => 'in',
7650 
                  'hdlType' => 'std_logic',
7651 
                  'width' => 1,
7652 
                },
7653 
                'i' => {
7654 
                  'direction' => 'in',
7655 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7656 
                  'width' => 32,
7657 
                },
7658 
                'o' => {
7659 
                  'direction' => 'out',
7660 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7661 
                  'width' => 32,
7662 
                },
7663 
              },
7664 
            },
7665 
            'entityName' => 'synth_reg_w_init',
7666 
          },
7667 
          'register04rd_ce_and2_comp' => {
7668 
            'connections' => {
7669 
              'a' => 'sysgen_dut_to_register6_ce_x0',
7670 
              'b' => 'sysgen_dut_to_register6_en_x0',
7671 
              'dout' => 'register04rd_reg_ce',
7672 
            },
7673 
            'entity' => {
7674 
              'attributes' => {
7675 
                'entityAlreadyNetlisted' => 1,
7676 
              },
7677 
              'entityName' => 'xland2',
7678 
              'ports' => {
7679 
                'a' => {
7680 
                  'direction' => 'in',
7681 
                  'hdlType' => 'std_logic',
7682 
                  'width' => 1,
7683 
                },
7684 
                'b' => {
7685 
                  'direction' => 'in',
7686 
                  'hdlType' => 'std_logic',
7687 
                  'width' => 1,
7688 
                },
7689 
                'dout' => {
7690 
                  'direction' => 'out',
7691 
                  'hdlType' => 'std_logic',
7692 
                  'width' => 1,
7693 
                },
7694 
              },
7695 
            },
7696 
            'entityName' => 'xland2',
7697 
          },
7698 
          'register04rv' => {
7699 
            'connections' => {
7700 
              'ce' => 'register04rv_reg_ce',
7701 
              'clk' => 'sysgen_dut_to_register7_clk_x0',
7702 
              'clr' => 'sysgen_dut_to_register7_clr_x0',
7703 
              'i' => 'sysgen_dut_to_register7_data_in_x0',
7704 
              'o' => 'from_register4_data_out',
7705 
            },
7706 
            'entity' => {
7707 
              'attributes' => {
7708 
                'entityAlreadyNetlisted' => 1,
7709 
                'generics' => [
7710 
                  [
7711 
                    'width',
7712 
                    'integer',
7713 
                    1,
7714 
                  ],
7715 
                  [
7716 
                    'init_index',
7717 
                    'integer',
7718 
                    2,
7719 
                  ],
7720 
                  [
7721 
                    'init_value',
7722 
                    'bit_vector',
7723 
                    'b"0"',
7724 
                  ],
7725 
                  [
7726 
                    'latency',
7727 
                    'integer',
7728 
                    1,
7729 
                  ],
7730 
                ],
7731 
              },
7732 
              'entityName' => 'synth_reg_w_init',
7733 
              'ports' => {
7734 
                'ce' => {
7735 
                  'direction' => 'in',
7736 
                  'hdlType' => 'std_logic',
7737 
                  'width' => 1,
7738 
                },
7739 
                'clk' => {
7740 
                  'direction' => 'in',
7741 
                  'hdlType' => 'std_logic',
7742 
                  'width' => 1,
7743 
                },
7744 
                'clr' => {
7745 
                  'direction' => 'in',
7746 
                  'hdlType' => 'std_logic',
7747 
                  'width' => 1,
7748 
                },
7749 
                'i' => {
7750 
                  'direction' => 'in',
7751 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7752 
                  'width' => 1,
7753 
                },
7754 
                'o' => {
7755 
                  'direction' => 'out',
7756 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7757 
                  'width' => 1,
7758 
                },
7759 
              },
7760 
            },
7761 
            'entityName' => 'synth_reg_w_init',
7762 
          },
7763 
          'register04rv_ce_and2_comp' => {
7764 
            'connections' => {
7765 
              'a' => 'sysgen_dut_to_register7_ce_x0',
7766 
              'b' => 'sysgen_dut_to_register7_en_x0',
7767 
              'dout' => 'register04rv_reg_ce',
7768 
            },
7769 
            'entity' => {
7770 
              'attributes' => {
7771 
                'entityAlreadyNetlisted' => 1,
7772 
              },
7773 
              'entityName' => 'xland2',
7774 
              'ports' => {
7775 
                'a' => {
7776 
                  'direction' => 'in',
7777 
                  'hdlType' => 'std_logic',
7778 
                  'width' => 1,
7779 
                },
7780 
                'b' => {
7781 
                  'direction' => 'in',
7782 
                  'hdlType' => 'std_logic',
7783 
                  'width' => 1,
7784 
                },
7785 
                'dout' => {
7786 
                  'direction' => 'out',
7787 
                  'hdlType' => 'std_logic',
7788 
                  'width' => 1,
7789 
                },
7790 
              },
7791 
            },
7792 
            'entityName' => 'xland2',
7793 
          },
7794 
          'register04td' => {
7795 
            'connections' => {
7796 
              'ce' => 'register04td_reg_ce',
7797 
              'clk' => 'sysgen_dut_to_register11_clk',
7798 
              'clr' => 'sysgen_dut_to_register11_clr',
7799 
              'i' => 'sysgen_dut_to_register11_data_in',
7800 
              'o' => 'from_register9_data_out_x0',
7801 
            },
7802 
            'entity' => {
7803 
              'attributes' => {
7804 
                'entityAlreadyNetlisted' => 1,
7805 
                'generics' => [
7806 
                  [
7807 
                    'width',
7808 
                    'integer',
7809 
                    32,
7810 
                  ],
7811 
                  [
7812 
                    'init_index',
7813 
                    'integer',
7814 
                    2,
7815 
                  ],
7816 
                  [
7817 
                    'init_value',
7818 
                    'bit_vector',
7819 
                    'b"00000000000000000000000000000000"',
7820 
                  ],
7821 
                  [
7822 
                    'latency',
7823 
                    'integer',
7824 
                    1,
7825 
                  ],
7826 
                ],
7827 
              },
7828 
              'entityName' => 'synth_reg_w_init',
7829 
              'ports' => {
7830 
                'ce' => {
7831 
                  'direction' => 'in',
7832 
                  'hdlType' => 'std_logic',
7833 
                  'width' => 1,
7834 
                },
7835 
                'clk' => {
7836 
                  'direction' => 'in',
7837 
                  'hdlType' => 'std_logic',
7838 
                  'width' => 1,
7839 
                },
7840 
                'clr' => {
7841 
                  'direction' => 'in',
7842 
                  'hdlType' => 'std_logic',
7843 
                  'width' => 1,
7844 
                },
7845 
                'i' => {
7846 
                  'direction' => 'in',
7847 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7848 
                  'width' => 32,
7849 
                },
7850 
                'o' => {
7851 
                  'direction' => 'out',
7852 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
7853 
                  'width' => 32,
7854 
                },
7855 
              },
7856 
            },
7857 
            'entityName' => 'synth_reg_w_init',
7858 
          },
7859 
          'register04td_ce_and2_comp' => {
7860 
            'connections' => {
7861 
              'a' => 'sysgen_dut_to_register11_ce',
7862 
              'b' => 'sysgen_dut_to_register11_en',
7863 
              'dout' => 'register04td_reg_ce',
7864 
            },
7865 
            'entity' => {
7866 
              'attributes' => {
7867 
                'entityAlreadyNetlisted' => 1,
7868 
              },
7869 
              'entityName' => 'xland2',
7870 
              'ports' => {
7871 
                'a' => {
7872 
                  'direction' => 'in',
7873 
                  'hdlType' => 'std_logic',
7874 
                  'width' => 1,
7875 
                },
7876 
                'b' => {
7877 
                  'direction' => 'in',
7878 
                  'hdlType' => 'std_logic',
7879 
                  'width' => 1,
7880 
                },
7881 
                'dout' => {
7882 
                  'direction' => 'out',
7883 
                  'hdlType' => 'std_logic',
7884 
                  'width' => 1,
7885 
                },
7886 
              },
7887 
            },
7888 
            'entityName' => 'xland2',
7889 
          },
7890 
          'register04tv' => {
7891 
            'connections' => {
7892 
              'ce' => 'register04tv_reg_ce',
7893 
              'clk' => 'sysgen_dut_to_register10_clk',
7894 
              'clr' => 'sysgen_dut_to_register10_clr',
7895 
              'i' => 'sysgen_dut_to_register10_data_in',
7896 
              'o' => 'from_register10_data_out_x0',
7897 
            },
7898 
            'entity' => {
7899 
              'attributes' => {
7900 
                'entityAlreadyNetlisted' => 1,
7901 
                'generics' => [
7902 
                  [
7903 
                    'width',
7904 
                    'integer',
7905 
                    1,
7906 
                  ],
7907 
                  [
7908 
                    'init_index',
7909 
                    'integer',
7910 
                    2,
7911 
                  ],
7912 
                  [
7913 
                    'init_value',
7914 
                    'bit_vector',
7915 
                    'b"0"',
7916 
                  ],
7917 
                  [
7918 
                    'latency',
7919 
                    'integer',
7920 
                    1,
7921 
                  ],
7922 
                ],
7923 
              },
7924 
              'entityName' => 'synth_reg_w_init',
7925 
              'ports' => {
7926 
                'ce' => {
7927 
                  'direction' => 'in',
7928 
                  'hdlType' => 'std_logic',
7929 
                  'width' => 1,
7930 
                },
7931 
                'clk' => {
7932 
                  'direction' => 'in',
7933 
                  'hdlType' => 'std_logic',
7934 
                  'width' => 1,
7935 
                },
7936 
                'clr' => {
7937 
                  'direction' => 'in',
7938 
                  'hdlType' => 'std_logic',
7939 
                  'width' => 1,
7940 
                },
7941 
                'i' => {
7942 
                  'direction' => 'in',
7943 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7944 
                  'width' => 1,
7945 
                },
7946 
                'o' => {
7947 
                  'direction' => 'out',
7948 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
7949 
                  'width' => 1,
7950 
                },
7951 
              },
7952 
            },
7953 
            'entityName' => 'synth_reg_w_init',
7954 
          },
7955 
          'register04tv_ce_and2_comp' => {
7956 
            'connections' => {
7957 
              'a' => 'sysgen_dut_to_register10_ce',
7958 
              'b' => 'sysgen_dut_to_register10_en',
7959 
              'dout' => 'register04tv_reg_ce',
7960 
            },
7961 
            'entity' => {
7962 
              'attributes' => {
7963 
                'entityAlreadyNetlisted' => 1,
7964 
              },
7965 
              'entityName' => 'xland2',
7966 
              'ports' => {
7967 
                'a' => {
7968 
                  'direction' => 'in',
7969 
                  'hdlType' => 'std_logic',
7970 
                  'width' => 1,
7971 
                },
7972 
                'b' => {
7973 
                  'direction' => 'in',
7974 
                  'hdlType' => 'std_logic',
7975 
                  'width' => 1,
7976 
                },
7977 
                'dout' => {
7978 
                  'direction' => 'out',
7979 
                  'hdlType' => 'std_logic',
7980 
                  'width' => 1,
7981 
                },
7982 
              },
7983 
            },
7984 
            'entityName' => 'xland2',
7985 
          },
7986 
          'register05rd' => {
7987 
            'connections' => {
7988 
              'ce' => 'register05rd_reg_ce',
7989 
              'clk' => 'sysgen_dut_to_register8_clk_x0',
7990 
              'clr' => 'sysgen_dut_to_register8_clr_x0',
7991 
              'i' => 'sysgen_dut_to_register8_data_in_x0',
7992 
              'o' => 'from_register10_data_out',
7993 
            },
7994 
            'entity' => {
7995 
              'attributes' => {
7996 
                'entityAlreadyNetlisted' => 1,
7997 
                'generics' => [
7998 
                  [
7999 
                    'width',
8000 
                    'integer',
8001 
                    32,
8002 
                  ],
8003 
                  [
8004 
                    'init_index',
8005 
                    'integer',
8006 
                    2,
8007 
                  ],
8008 
                  [
8009 
                    'init_value',
8010 
                    'bit_vector',
8011 
                    'b"00000000000000000000000000000000"',
8012 
                  ],
8013 
                  [
8014 
                    'latency',
8015 
                    'integer',
8016 
                    1,
8017 
                  ],
8018 
                ],
8019 
              },
8020 
              'entityName' => 'synth_reg_w_init',
8021 
              'ports' => {
8022 
                'ce' => {
8023 
                  'direction' => 'in',
8024 
                  'hdlType' => 'std_logic',
8025 
                  'width' => 1,
8026 
                },
8027 
                'clk' => {
8028 
                  'direction' => 'in',
8029 
                  'hdlType' => 'std_logic',
8030 
                  'width' => 1,
8031 
                },
8032 
                'clr' => {
8033 
                  'direction' => 'in',
8034 
                  'hdlType' => 'std_logic',
8035 
                  'width' => 1,
8036 
                },
8037 
                'i' => {
8038 
                  'direction' => 'in',
8039 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8040 
                  'width' => 32,
8041 
                },
8042 
                'o' => {
8043 
                  'direction' => 'out',
8044 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8045 
                  'width' => 32,
8046 
                },
8047 
              },
8048 
            },
8049 
            'entityName' => 'synth_reg_w_init',
8050 
          },
8051 
          'register05rd_ce_and2_comp' => {
8052 
            'connections' => {
8053 
              'a' => 'sysgen_dut_to_register8_ce_x0',
8054 
              'b' => 'sysgen_dut_to_register8_en_x0',
8055 
              'dout' => 'register05rd_reg_ce',
8056 
            },
8057 
            'entity' => {
8058 
              'attributes' => {
8059 
                'entityAlreadyNetlisted' => 1,
8060 
              },
8061 
              'entityName' => 'xland2',
8062 
              'ports' => {
8063 
                'a' => {
8064 
                  'direction' => 'in',
8065 
                  'hdlType' => 'std_logic',
8066 
                  'width' => 1,
8067 
                },
8068 
                'b' => {
8069 
                  'direction' => 'in',
8070 
                  'hdlType' => 'std_logic',
8071 
                  'width' => 1,
8072 
                },
8073 
                'dout' => {
8074 
                  'direction' => 'out',
8075 
                  'hdlType' => 'std_logic',
8076 
                  'width' => 1,
8077 
                },
8078 
              },
8079 
            },
8080 
            'entityName' => 'xland2',
8081 
          },
8082 
          'register05rv' => {
8083 
            'connections' => {
8084 
              'ce' => 'register05rv_reg_ce',
8085 
              'clk' => 'sysgen_dut_to_register10_clk_x0',
8086 
              'clr' => 'sysgen_dut_to_register10_clr_x0',
8087 
              'i' => 'sysgen_dut_to_register10_data_in_x0',
8088 
              'o' => 'from_register9_data_out',
8089 
            },
8090 
            'entity' => {
8091 
              'attributes' => {
8092 
                'entityAlreadyNetlisted' => 1,
8093 
                'generics' => [
8094 
                  [
8095 
                    'width',
8096 
                    'integer',
8097 
                    1,
8098 
                  ],
8099 
                  [
8100 
                    'init_index',
8101 
                    'integer',
8102 
                    2,
8103 
                  ],
8104 
                  [
8105 
                    'init_value',
8106 
                    'bit_vector',
8107 
                    'b"0"',
8108 
                  ],
8109 
                  [
8110 
                    'latency',
8111 
                    'integer',
8112 
                    1,
8113 
                  ],
8114 
                ],
8115 
              },
8116 
              'entityName' => 'synth_reg_w_init',
8117 
              'ports' => {
8118 
                'ce' => {
8119 
                  'direction' => 'in',
8120 
                  'hdlType' => 'std_logic',
8121 
                  'width' => 1,
8122 
                },
8123 
                'clk' => {
8124 
                  'direction' => 'in',
8125 
                  'hdlType' => 'std_logic',
8126 
                  'width' => 1,
8127 
                },
8128 
                'clr' => {
8129 
                  'direction' => 'in',
8130 
                  'hdlType' => 'std_logic',
8131 
                  'width' => 1,
8132 
                },
8133 
                'i' => {
8134 
                  'direction' => 'in',
8135 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8136 
                  'width' => 1,
8137 
                },
8138 
                'o' => {
8139 
                  'direction' => 'out',
8140 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8141 
                  'width' => 1,
8142 
                },
8143 
              },
8144 
            },
8145 
            'entityName' => 'synth_reg_w_init',
8146 
          },
8147 
          'register05rv_ce_and2_comp' => {
8148 
            'connections' => {
8149 
              'a' => 'sysgen_dut_to_register10_ce_x0',
8150 
              'b' => 'sysgen_dut_to_register10_en_x0',
8151 
              'dout' => 'register05rv_reg_ce',
8152 
            },
8153 
            'entity' => {
8154 
              'attributes' => {
8155 
                'entityAlreadyNetlisted' => 1,
8156 
              },
8157 
              'entityName' => 'xland2',
8158 
              'ports' => {
8159 
                'a' => {
8160 
                  'direction' => 'in',
8161 
                  'hdlType' => 'std_logic',
8162 
                  'width' => 1,
8163 
                },
8164 
                'b' => {
8165 
                  'direction' => 'in',
8166 
                  'hdlType' => 'std_logic',
8167 
                  'width' => 1,
8168 
                },
8169 
                'dout' => {
8170 
                  'direction' => 'out',
8171 
                  'hdlType' => 'std_logic',
8172 
                  'width' => 1,
8173 
                },
8174 
              },
8175 
            },
8176 
            'entityName' => 'xland2',
8177 
          },
8178 
          'register05td' => {
8179 
            'connections' => {
8180 
              'ce' => 'register05td_reg_ce',
8181 
              'clk' => 'sysgen_dut_to_register13_clk',
8182 
              'clr' => 'sysgen_dut_to_register13_clr',
8183 
              'i' => 'sysgen_dut_to_register13_data_in',
8184 
              'o' => 'from_register11_data_out_x0',
8185 
            },
8186 
            'entity' => {
8187 
              'attributes' => {
8188 
                'entityAlreadyNetlisted' => 1,
8189 
                'generics' => [
8190 
                  [
8191 
                    'width',
8192 
                    'integer',
8193 
                    32,
8194 
                  ],
8195 
                  [
8196 
                    'init_index',
8197 
                    'integer',
8198 
                    2,
8199 
                  ],
8200 
                  [
8201 
                    'init_value',
8202 
                    'bit_vector',
8203 
                    'b"00000000000000000000000000000000"',
8204 
                  ],
8205 
                  [
8206 
                    'latency',
8207 
                    'integer',
8208 
                    1,
8209 
                  ],
8210 
                ],
8211 
              },
8212 
              'entityName' => 'synth_reg_w_init',
8213 
              'ports' => {
8214 
                'ce' => {
8215 
                  'direction' => 'in',
8216 
                  'hdlType' => 'std_logic',
8217 
                  'width' => 1,
8218 
                },
8219 
                'clk' => {
8220 
                  'direction' => 'in',
8221 
                  'hdlType' => 'std_logic',
8222 
                  'width' => 1,
8223 
                },
8224 
                'clr' => {
8225 
                  'direction' => 'in',
8226 
                  'hdlType' => 'std_logic',
8227 
                  'width' => 1,
8228 
                },
8229 
                'i' => {
8230 
                  'direction' => 'in',
8231 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8232 
                  'width' => 32,
8233 
                },
8234 
                'o' => {
8235 
                  'direction' => 'out',
8236 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8237 
                  'width' => 32,
8238 
                },
8239 
              },
8240 
            },
8241 
            'entityName' => 'synth_reg_w_init',
8242 
          },
8243 
          'register05td_ce_and2_comp' => {
8244 
            'connections' => {
8245 
              'a' => 'sysgen_dut_to_register13_ce',
8246 
              'b' => 'sysgen_dut_to_register13_en',
8247 
              'dout' => 'register05td_reg_ce',
8248 
            },
8249 
            'entity' => {
8250 
              'attributes' => {
8251 
                'entityAlreadyNetlisted' => 1,
8252 
              },
8253 
              'entityName' => 'xland2',
8254 
              'ports' => {
8255 
                'a' => {
8256 
                  'direction' => 'in',
8257 
                  'hdlType' => 'std_logic',
8258 
                  'width' => 1,
8259 
                },
8260 
                'b' => {
8261 
                  'direction' => 'in',
8262 
                  'hdlType' => 'std_logic',
8263 
                  'width' => 1,
8264 
                },
8265 
                'dout' => {
8266 
                  'direction' => 'out',
8267 
                  'hdlType' => 'std_logic',
8268 
                  'width' => 1,
8269 
                },
8270 
              },
8271 
            },
8272 
            'entityName' => 'xland2',
8273 
          },
8274 
          'register05tv' => {
8275 
            'connections' => {
8276 
              'ce' => 'register05tv_reg_ce',
8277 
              'clk' => 'sysgen_dut_to_register12_clk',
8278 
              'clr' => 'sysgen_dut_to_register12_clr',
8279 
              'i' => 'sysgen_dut_to_register12_data_in',
8280 
              'o' => 'from_register12_data_out_x0',
8281 
            },
8282 
            'entity' => {
8283 
              'attributes' => {
8284 
                'entityAlreadyNetlisted' => 1,
8285 
                'generics' => [
8286 
                  [
8287 
                    'width',
8288 
                    'integer',
8289 
                    1,
8290 
                  ],
8291 
                  [
8292 
                    'init_index',
8293 
                    'integer',
8294 
                    2,
8295 
                  ],
8296 
                  [
8297 
                    'init_value',
8298 
                    'bit_vector',
8299 
                    'b"0"',
8300 
                  ],
8301 
                  [
8302 
                    'latency',
8303 
                    'integer',
8304 
                    1,
8305 
                  ],
8306 
                ],
8307 
              },
8308 
              'entityName' => 'synth_reg_w_init',
8309 
              'ports' => {
8310 
                'ce' => {
8311 
                  'direction' => 'in',
8312 
                  'hdlType' => 'std_logic',
8313 
                  'width' => 1,
8314 
                },
8315 
                'clk' => {
8316 
                  'direction' => 'in',
8317 
                  'hdlType' => 'std_logic',
8318 
                  'width' => 1,
8319 
                },
8320 
                'clr' => {
8321 
                  'direction' => 'in',
8322 
                  'hdlType' => 'std_logic',
8323 
                  'width' => 1,
8324 
                },
8325 
                'i' => {
8326 
                  'direction' => 'in',
8327 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8328 
                  'width' => 1,
8329 
                },
8330 
                'o' => {
8331 
                  'direction' => 'out',
8332 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8333 
                  'width' => 1,
8334 
                },
8335 
              },
8336 
            },
8337 
            'entityName' => 'synth_reg_w_init',
8338 
          },
8339 
          'register05tv_ce_and2_comp' => {
8340 
            'connections' => {
8341 
              'a' => 'sysgen_dut_to_register12_ce',
8342 
              'b' => 'sysgen_dut_to_register12_en',
8343 
              'dout' => 'register05tv_reg_ce',
8344 
            },
8345 
            'entity' => {
8346 
              'attributes' => {
8347 
                'entityAlreadyNetlisted' => 1,
8348 
              },
8349 
              'entityName' => 'xland2',
8350 
              'ports' => {
8351 
                'a' => {
8352 
                  'direction' => 'in',
8353 
                  'hdlType' => 'std_logic',
8354 
                  'width' => 1,
8355 
                },
8356 
                'b' => {
8357 
                  'direction' => 'in',
8358 
                  'hdlType' => 'std_logic',
8359 
                  'width' => 1,
8360 
                },
8361 
                'dout' => {
8362 
                  'direction' => 'out',
8363 
                  'hdlType' => 'std_logic',
8364 
                  'width' => 1,
8365 
                },
8366 
              },
8367 
            },
8368 
            'entityName' => 'xland2',
8369 
          },
8370 
          'register06rd' => {
8371 
            'connections' => {
8372 
              'ce' => 'register06rd_reg_ce',
8373 
              'clk' => 'sysgen_dut_to_register9_clk_x0',
8374 
              'clr' => 'sysgen_dut_to_register9_clr_x0',
8375 
              'i' => 'sysgen_dut_to_register9_data_in_x0',
8376 
              'o' => 'from_register11_data_out',
8377 
            },
8378 
            'entity' => {
8379 
              'attributes' => {
8380 
                'entityAlreadyNetlisted' => 1,
8381 
                'generics' => [
8382 
                  [
8383 
                    'width',
8384 
                    'integer',
8385 
                    32,
8386 
                  ],
8387 
                  [
8388 
                    'init_index',
8389 
                    'integer',
8390 
                    2,
8391 
                  ],
8392 
                  [
8393 
                    'init_value',
8394 
                    'bit_vector',
8395 
                    'b"00000000000000000000000000000000"',
8396 
                  ],
8397 
                  [
8398 
                    'latency',
8399 
                    'integer',
8400 
                    1,
8401 
                  ],
8402 
                ],
8403 
              },
8404 
              'entityName' => 'synth_reg_w_init',
8405 
              'ports' => {
8406 
                'ce' => {
8407 
                  'direction' => 'in',
8408 
                  'hdlType' => 'std_logic',
8409 
                  'width' => 1,
8410 
                },
8411 
                'clk' => {
8412 
                  'direction' => 'in',
8413 
                  'hdlType' => 'std_logic',
8414 
                  'width' => 1,
8415 
                },
8416 
                'clr' => {
8417 
                  'direction' => 'in',
8418 
                  'hdlType' => 'std_logic',
8419 
                  'width' => 1,
8420 
                },
8421 
                'i' => {
8422 
                  'direction' => 'in',
8423 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8424 
                  'width' => 32,
8425 
                },
8426 
                'o' => {
8427 
                  'direction' => 'out',
8428 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8429 
                  'width' => 32,
8430 
                },
8431 
              },
8432 
            },
8433 
            'entityName' => 'synth_reg_w_init',
8434 
          },
8435 
          'register06rd_ce_and2_comp' => {
8436 
            'connections' => {
8437 
              'a' => 'sysgen_dut_to_register9_ce_x0',
8438 
              'b' => 'sysgen_dut_to_register9_en_x0',
8439 
              'dout' => 'register06rd_reg_ce',
8440 
            },
8441 
            'entity' => {
8442 
              'attributes' => {
8443 
                'entityAlreadyNetlisted' => 1,
8444 
              },
8445 
              'entityName' => 'xland2',
8446 
              'ports' => {
8447 
                'a' => {
8448 
                  'direction' => 'in',
8449 
                  'hdlType' => 'std_logic',
8450 
                  'width' => 1,
8451 
                },
8452 
                'b' => {
8453 
                  'direction' => 'in',
8454 
                  'hdlType' => 'std_logic',
8455 
                  'width' => 1,
8456 
                },
8457 
                'dout' => {
8458 
                  'direction' => 'out',
8459 
                  'hdlType' => 'std_logic',
8460 
                  'width' => 1,
8461 
                },
8462 
              },
8463 
            },
8464 
            'entityName' => 'xland2',
8465 
          },
8466 
          'register06rv' => {
8467 
            'connections' => {
8468 
              'ce' => 'register06rv_reg_ce',
8469 
              'clk' => 'sysgen_dut_to_register11_clk_x0',
8470 
              'clr' => 'sysgen_dut_to_register11_clr_x0',
8471 
              'i' => 'sysgen_dut_to_register11_data_in_x0',
8472 
              'o' => 'from_register12_data_out',
8473 
            },
8474 
            'entity' => {
8475 
              'attributes' => {
8476 
                'entityAlreadyNetlisted' => 1,
8477 
                'generics' => [
8478 
                  [
8479 
                    'width',
8480 
                    'integer',
8481 
                    1,
8482 
                  ],
8483 
                  [
8484 
                    'init_index',
8485 
                    'integer',
8486 
                    2,
8487 
                  ],
8488 
                  [
8489 
                    'init_value',
8490 
                    'bit_vector',
8491 
                    'b"0"',
8492 
                  ],
8493 
                  [
8494 
                    'latency',
8495 
                    'integer',
8496 
                    1,
8497 
                  ],
8498 
                ],
8499 
              },
8500 
              'entityName' => 'synth_reg_w_init',
8501 
              'ports' => {
8502 
                'ce' => {
8503 
                  'direction' => 'in',
8504 
                  'hdlType' => 'std_logic',
8505 
                  'width' => 1,
8506 
                },
8507 
                'clk' => {
8508 
                  'direction' => 'in',
8509 
                  'hdlType' => 'std_logic',
8510 
                  'width' => 1,
8511 
                },
8512 
                'clr' => {
8513 
                  'direction' => 'in',
8514 
                  'hdlType' => 'std_logic',
8515 
                  'width' => 1,
8516 
                },
8517 
                'i' => {
8518 
                  'direction' => 'in',
8519 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8520 
                  'width' => 1,
8521 
                },
8522 
                'o' => {
8523 
                  'direction' => 'out',
8524 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8525 
                  'width' => 1,
8526 
                },
8527 
              },
8528 
            },
8529 
            'entityName' => 'synth_reg_w_init',
8530 
          },
8531 
          'register06rv_ce_and2_comp' => {
8532 
            'connections' => {
8533 
              'a' => 'sysgen_dut_to_register11_ce_x0',
8534 
              'b' => 'sysgen_dut_to_register11_en_x0',
8535 
              'dout' => 'register06rv_reg_ce',
8536 
            },
8537 
            'entity' => {
8538 
              'attributes' => {
8539 
                'entityAlreadyNetlisted' => 1,
8540 
              },
8541 
              'entityName' => 'xland2',
8542 
              'ports' => {
8543 
                'a' => {
8544 
                  'direction' => 'in',
8545 
                  'hdlType' => 'std_logic',
8546 
                  'width' => 1,
8547 
                },
8548 
                'b' => {
8549 
                  'direction' => 'in',
8550 
                  'hdlType' => 'std_logic',
8551 
                  'width' => 1,
8552 
                },
8553 
                'dout' => {
8554 
                  'direction' => 'out',
8555 
                  'hdlType' => 'std_logic',
8556 
                  'width' => 1,
8557 
                },
8558 
              },
8559 
            },
8560 
            'entityName' => 'xland2',
8561 
          },
8562 
          'register06td' => {
8563 
            'connections' => {
8564 
              'ce' => 'register06td_reg_ce',
8565 
              'clk' => 'sysgen_dut_to_register15_clk',
8566 
              'clr' => 'sysgen_dut_to_register15_clr',
8567 
              'i' => 'sysgen_dut_to_register15_data_in',
8568 
              'o' => 'from_register13_data_out_x0',
8569 
            },
8570 
            'entity' => {
8571 
              'attributes' => {
8572 
                'entityAlreadyNetlisted' => 1,
8573 
                'generics' => [
8574 
                  [
8575 
                    'width',
8576 
                    'integer',
8577 
                    32,
8578 
                  ],
8579 
                  [
8580 
                    'init_index',
8581 
                    'integer',
8582 
                    2,
8583 
                  ],
8584 
                  [
8585 
                    'init_value',
8586 
                    'bit_vector',
8587 
                    'b"00000000000000000000000000000000"',
8588 
                  ],
8589 
                  [
8590 
                    'latency',
8591 
                    'integer',
8592 
                    1,
8593 
                  ],
8594 
                ],
8595 
              },
8596 
              'entityName' => 'synth_reg_w_init',
8597 
              'ports' => {
8598 
                'ce' => {
8599 
                  'direction' => 'in',
8600 
                  'hdlType' => 'std_logic',
8601 
                  'width' => 1,
8602 
                },
8603 
                'clk' => {
8604 
                  'direction' => 'in',
8605 
                  'hdlType' => 'std_logic',
8606 
                  'width' => 1,
8607 
                },
8608 
                'clr' => {
8609 
                  'direction' => 'in',
8610 
                  'hdlType' => 'std_logic',
8611 
                  'width' => 1,
8612 
                },
8613 
                'i' => {
8614 
                  'direction' => 'in',
8615 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8616 
                  'width' => 32,
8617 
                },
8618 
                'o' => {
8619 
                  'direction' => 'out',
8620 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8621 
                  'width' => 32,
8622 
                },
8623 
              },
8624 
            },
8625 
            'entityName' => 'synth_reg_w_init',
8626 
          },
8627 
          'register06td_ce_and2_comp' => {
8628 
            'connections' => {
8629 
              'a' => 'sysgen_dut_to_register15_ce',
8630 
              'b' => 'sysgen_dut_to_register15_en',
8631 
              'dout' => 'register06td_reg_ce',
8632 
            },
8633 
            'entity' => {
8634 
              'attributes' => {
8635 
                'entityAlreadyNetlisted' => 1,
8636 
              },
8637 
              'entityName' => 'xland2',
8638 
              'ports' => {
8639 
                'a' => {
8640 
                  'direction' => 'in',
8641 
                  'hdlType' => 'std_logic',
8642 
                  'width' => 1,
8643 
                },
8644 
                'b' => {
8645 
                  'direction' => 'in',
8646 
                  'hdlType' => 'std_logic',
8647 
                  'width' => 1,
8648 
                },
8649 
                'dout' => {
8650 
                  'direction' => 'out',
8651 
                  'hdlType' => 'std_logic',
8652 
                  'width' => 1,
8653 
                },
8654 
              },
8655 
            },
8656 
            'entityName' => 'xland2',
8657 
          },
8658 
          'register06tv' => {
8659 
            'connections' => {
8660 
              'ce' => 'register06tv_reg_ce',
8661 
              'clk' => 'sysgen_dut_to_register14_clk',
8662 
              'clr' => 'sysgen_dut_to_register14_clr',
8663 
              'i' => 'sysgen_dut_to_register14_data_in',
8664 
              'o' => 'from_register14_data_out_x0',
8665 
            },
8666 
            'entity' => {
8667 
              'attributes' => {
8668 
                'entityAlreadyNetlisted' => 1,
8669 
                'generics' => [
8670 
                  [
8671 
                    'width',
8672 
                    'integer',
8673 
                    1,
8674 
                  ],
8675 
                  [
8676 
                    'init_index',
8677 
                    'integer',
8678 
                    2,
8679 
                  ],
8680 
                  [
8681 
                    'init_value',
8682 
                    'bit_vector',
8683 
                    'b"0"',
8684 
                  ],
8685 
                  [
8686 
                    'latency',
8687 
                    'integer',
8688 
                    1,
8689 
                  ],
8690 
                ],
8691 
              },
8692 
              'entityName' => 'synth_reg_w_init',
8693 
              'ports' => {
8694 
                'ce' => {
8695 
                  'direction' => 'in',
8696 
                  'hdlType' => 'std_logic',
8697 
                  'width' => 1,
8698 
                },
8699 
                'clk' => {
8700 
                  'direction' => 'in',
8701 
                  'hdlType' => 'std_logic',
8702 
                  'width' => 1,
8703 
                },
8704 
                'clr' => {
8705 
                  'direction' => 'in',
8706 
                  'hdlType' => 'std_logic',
8707 
                  'width' => 1,
8708 
                },
8709 
                'i' => {
8710 
                  'direction' => 'in',
8711 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8712 
                  'width' => 1,
8713 
                },
8714 
                'o' => {
8715 
                  'direction' => 'out',
8716 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8717 
                  'width' => 1,
8718 
                },
8719 
              },
8720 
            },
8721 
            'entityName' => 'synth_reg_w_init',
8722 
          },
8723 
          'register06tv_ce_and2_comp' => {
8724 
            'connections' => {
8725 
              'a' => 'sysgen_dut_to_register14_ce',
8726 
              'b' => 'sysgen_dut_to_register14_en',
8727 
              'dout' => 'register06tv_reg_ce',
8728 
            },
8729 
            'entity' => {
8730 
              'attributes' => {
8731 
                'entityAlreadyNetlisted' => 1,
8732 
              },
8733 
              'entityName' => 'xland2',
8734 
              'ports' => {
8735 
                'a' => {
8736 
                  'direction' => 'in',
8737 
                  'hdlType' => 'std_logic',
8738 
                  'width' => 1,
8739 
                },
8740 
                'b' => {
8741 
                  'direction' => 'in',
8742 
                  'hdlType' => 'std_logic',
8743 
                  'width' => 1,
8744 
                },
8745 
                'dout' => {
8746 
                  'direction' => 'out',
8747 
                  'hdlType' => 'std_logic',
8748 
                  'width' => 1,
8749 
                },
8750 
              },
8751 
            },
8752 
            'entityName' => 'xland2',
8753 
          },
8754 
          'register07rd' => {
8755 
            'connections' => {
8756 
              'ce' => 'register07rd_reg_ce',
8757 
              'clk' => 'sysgen_dut_to_register13_clk_x0',
8758 
              'clr' => 'sysgen_dut_to_register13_clr_x0',
8759 
              'i' => 'sysgen_dut_to_register13_data_in_x0',
8760 
              'o' => 'from_register13_data_out',
8761 
            },
8762 
            'entity' => {
8763 
              'attributes' => {
8764 
                'entityAlreadyNetlisted' => 1,
8765 
                'generics' => [
8766 
                  [
8767 
                    'width',
8768 
                    'integer',
8769 
                    32,
8770 
                  ],
8771 
                  [
8772 
                    'init_index',
8773 
                    'integer',
8774 
                    2,
8775 
                  ],
8776 
                  [
8777 
                    'init_value',
8778 
                    'bit_vector',
8779 
                    'b"00000000000000000000000000000000"',
8780 
                  ],
8781 
                  [
8782 
                    'latency',
8783 
                    'integer',
8784 
                    1,
8785 
                  ],
8786 
                ],
8787 
              },
8788 
              'entityName' => 'synth_reg_w_init',
8789 
              'ports' => {
8790 
                'ce' => {
8791 
                  'direction' => 'in',
8792 
                  'hdlType' => 'std_logic',
8793 
                  'width' => 1,
8794 
                },
8795 
                'clk' => {
8796 
                  'direction' => 'in',
8797 
                  'hdlType' => 'std_logic',
8798 
                  'width' => 1,
8799 
                },
8800 
                'clr' => {
8801 
                  'direction' => 'in',
8802 
                  'hdlType' => 'std_logic',
8803 
                  'width' => 1,
8804 
                },
8805 
                'i' => {
8806 
                  'direction' => 'in',
8807 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8808 
                  'width' => 32,
8809 
                },
8810 
                'o' => {
8811 
                  'direction' => 'out',
8812 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
8813 
                  'width' => 32,
8814 
                },
8815 
              },
8816 
            },
8817 
            'entityName' => 'synth_reg_w_init',
8818 
          },
8819 
          'register07rd_ce_and2_comp' => {
8820 
            'connections' => {
8821 
              'a' => 'sysgen_dut_to_register13_ce_x0',
8822 
              'b' => 'sysgen_dut_to_register13_en_x0',
8823 
              'dout' => 'register07rd_reg_ce',
8824 
            },
8825 
            'entity' => {
8826 
              'attributes' => {
8827 
                'entityAlreadyNetlisted' => 1,
8828 
              },
8829 
              'entityName' => 'xland2',
8830 
              'ports' => {
8831 
                'a' => {
8832 
                  'direction' => 'in',
8833 
                  'hdlType' => 'std_logic',
8834 
                  'width' => 1,
8835 
                },
8836 
                'b' => {
8837 
                  'direction' => 'in',
8838 
                  'hdlType' => 'std_logic',
8839 
                  'width' => 1,
8840 
                },
8841 
                'dout' => {
8842 
                  'direction' => 'out',
8843 
                  'hdlType' => 'std_logic',
8844 
                  'width' => 1,
8845 
                },
8846 
              },
8847 
            },
8848 
            'entityName' => 'xland2',
8849 
          },
8850 
          'register07rv' => {
8851 
            'connections' => {
8852 
              'ce' => 'register07rv_reg_ce',
8853 
              'clk' => 'sysgen_dut_to_register12_clk_x0',
8854 
              'clr' => 'sysgen_dut_to_register12_clr_x0',
8855 
              'i' => 'sysgen_dut_to_register12_data_in_x0',
8856 
              'o' => 'from_register14_data_out',
8857 
            },
8858 
            'entity' => {
8859 
              'attributes' => {
8860 
                'entityAlreadyNetlisted' => 1,
8861 
                'generics' => [
8862 
                  [
8863 
                    'width',
8864 
                    'integer',
8865 
                    1,
8866 
                  ],
8867 
                  [
8868 
                    'init_index',
8869 
                    'integer',
8870 
                    2,
8871 
                  ],
8872 
                  [
8873 
                    'init_value',
8874 
                    'bit_vector',
8875 
                    'b"0"',
8876 
                  ],
8877 
                  [
8878 
                    'latency',
8879 
                    'integer',
8880 
                    1,
8881 
                  ],
8882 
                ],
8883 
              },
8884 
              'entityName' => 'synth_reg_w_init',
8885 
              'ports' => {
8886 
                'ce' => {
8887 
                  'direction' => 'in',
8888 
                  'hdlType' => 'std_logic',
8889 
                  'width' => 1,
8890 
                },
8891 
                'clk' => {
8892 
                  'direction' => 'in',
8893 
                  'hdlType' => 'std_logic',
8894 
                  'width' => 1,
8895 
                },
8896 
                'clr' => {
8897 
                  'direction' => 'in',
8898 
                  'hdlType' => 'std_logic',
8899 
                  'width' => 1,
8900 
                },
8901 
                'i' => {
8902 
                  'direction' => 'in',
8903 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8904 
                  'width' => 1,
8905 
                },
8906 
                'o' => {
8907 
                  'direction' => 'out',
8908 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
8909 
                  'width' => 1,
8910 
                },
8911 
              },
8912 
            },
8913 
            'entityName' => 'synth_reg_w_init',
8914 
          },
8915 
          'register07rv_ce_and2_comp' => {
8916 
            'connections' => {
8917 
              'a' => 'sysgen_dut_to_register12_ce_x0',
8918 
              'b' => 'sysgen_dut_to_register12_en_x0',
8919 
              'dout' => 'register07rv_reg_ce',
8920 
            },
8921 
            'entity' => {
8922 
              'attributes' => {
8923 
                'entityAlreadyNetlisted' => 1,
8924 
              },
8925 
              'entityName' => 'xland2',
8926 
              'ports' => {
8927 
                'a' => {
8928 
                  'direction' => 'in',
8929 
                  'hdlType' => 'std_logic',
8930 
                  'width' => 1,
8931 
                },
8932 
                'b' => {
8933 
                  'direction' => 'in',
8934 
                  'hdlType' => 'std_logic',
8935 
                  'width' => 1,
8936 
                },
8937 
                'dout' => {
8938 
                  'direction' => 'out',
8939 
                  'hdlType' => 'std_logic',
8940 
                  'width' => 1,
8941 
                },
8942 
              },
8943 
            },
8944 
            'entityName' => 'xland2',
8945 
          },
8946 
          'register07td' => {
8947 
            'connections' => {
8948 
              'ce' => 'register07td_reg_ce',
8949 
              'clk' => 'sysgen_dut_to_register17_clk',
8950 
              'clr' => 'sysgen_dut_to_register17_clr',
8951 
              'i' => 'sysgen_dut_to_register17_data_in',
8952 
              'o' => 'from_register17_data_out_x0',
8953 
            },
8954 
            'entity' => {
8955 
              'attributes' => {
8956 
                'entityAlreadyNetlisted' => 1,
8957 
                'generics' => [
8958 
                  [
8959 
                    'width',
8960 
                    'integer',
8961 
                    32,
8962 
                  ],
8963 
                  [
8964 
                    'init_index',
8965 
                    'integer',
8966 
                    2,
8967 
                  ],
8968 
                  [
8969 
                    'init_value',
8970 
                    'bit_vector',
8971 
                    'b"00000000000000000000000000000000"',
8972 
                  ],
8973 
                  [
8974 
                    'latency',
8975 
                    'integer',
8976 
                    1,
8977 
                  ],
8978 
                ],
8979 
              },
8980 
              'entityName' => 'synth_reg_w_init',
8981 
              'ports' => {
8982 
                'ce' => {
8983 
                  'direction' => 'in',
8984 
                  'hdlType' => 'std_logic',
8985 
                  'width' => 1,
8986 
                },
8987 
                'clk' => {
8988 
                  'direction' => 'in',
8989 
                  'hdlType' => 'std_logic',
8990 
                  'width' => 1,
8991 
                },
8992 
                'clr' => {
8993 
                  'direction' => 'in',
8994 
                  'hdlType' => 'std_logic',
8995 
                  'width' => 1,
8996 
                },
8997 
                'i' => {
8998 
                  'direction' => 'in',
8999 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9000 
                  'width' => 32,
9001 
                },
9002 
                'o' => {
9003 
                  'direction' => 'out',
9004 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9005 
                  'width' => 32,
9006 
                },
9007 
              },
9008 
            },
9009 
            'entityName' => 'synth_reg_w_init',
9010 
          },
9011 
          'register07td_ce_and2_comp' => {
9012 
            'connections' => {
9013 
              'a' => 'sysgen_dut_to_register17_ce',
9014 
              'b' => 'sysgen_dut_to_register17_en',
9015 
              'dout' => 'register07td_reg_ce',
9016 
            },
9017 
            'entity' => {
9018 
              'attributes' => {
9019 
                'entityAlreadyNetlisted' => 1,
9020 
              },
9021 
              'entityName' => 'xland2',
9022 
              'ports' => {
9023 
                'a' => {
9024 
                  'direction' => 'in',
9025 
                  'hdlType' => 'std_logic',
9026 
                  'width' => 1,
9027 
                },
9028 
                'b' => {
9029 
                  'direction' => 'in',
9030 
                  'hdlType' => 'std_logic',
9031 
                  'width' => 1,
9032 
                },
9033 
                'dout' => {
9034 
                  'direction' => 'out',
9035 
                  'hdlType' => 'std_logic',
9036 
                  'width' => 1,
9037 
                },
9038 
              },
9039 
            },
9040 
            'entityName' => 'xland2',
9041 
          },
9042 
          'register07tv' => {
9043 
            'connections' => {
9044 
              'ce' => 'register07tv_reg_ce',
9045 
              'clk' => 'sysgen_dut_to_register16_clk',
9046 
              'clr' => 'sysgen_dut_to_register16_clr',
9047 
              'i' => 'sysgen_dut_to_register16_data_in',
9048 
              'o' => 'from_register18_data_out_x0',
9049 
            },
9050 
            'entity' => {
9051 
              'attributes' => {
9052 
                'entityAlreadyNetlisted' => 1,
9053 
                'generics' => [
9054 
                  [
9055 
                    'width',
9056 
                    'integer',
9057 
                    1,
9058 
                  ],
9059 
                  [
9060 
                    'init_index',
9061 
                    'integer',
9062 
                    2,
9063 
                  ],
9064 
                  [
9065 
                    'init_value',
9066 
                    'bit_vector',
9067 
                    'b"0"',
9068 
                  ],
9069 
                  [
9070 
                    'latency',
9071 
                    'integer',
9072 
                    1,
9073 
                  ],
9074 
                ],
9075 
              },
9076 
              'entityName' => 'synth_reg_w_init',
9077 
              'ports' => {
9078 
                'ce' => {
9079 
                  'direction' => 'in',
9080 
                  'hdlType' => 'std_logic',
9081 
                  'width' => 1,
9082 
                },
9083 
                'clk' => {
9084 
                  'direction' => 'in',
9085 
                  'hdlType' => 'std_logic',
9086 
                  'width' => 1,
9087 
                },
9088 
                'clr' => {
9089 
                  'direction' => 'in',
9090 
                  'hdlType' => 'std_logic',
9091 
                  'width' => 1,
9092 
                },
9093 
                'i' => {
9094 
                  'direction' => 'in',
9095 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9096 
                  'width' => 1,
9097 
                },
9098 
                'o' => {
9099 
                  'direction' => 'out',
9100 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9101 
                  'width' => 1,
9102 
                },
9103 
              },
9104 
            },
9105 
            'entityName' => 'synth_reg_w_init',
9106 
          },
9107 
          'register07tv_ce_and2_comp' => {
9108 
            'connections' => {
9109 
              'a' => 'sysgen_dut_to_register16_ce',
9110 
              'b' => 'sysgen_dut_to_register16_en',
9111 
              'dout' => 'register07tv_reg_ce',
9112 
            },
9113 
            'entity' => {
9114 
              'attributes' => {
9115 
                'entityAlreadyNetlisted' => 1,
9116 
              },
9117 
              'entityName' => 'xland2',
9118 
              'ports' => {
9119 
                'a' => {
9120 
                  'direction' => 'in',
9121 
                  'hdlType' => 'std_logic',
9122 
                  'width' => 1,
9123 
                },
9124 
                'b' => {
9125 
                  'direction' => 'in',
9126 
                  'hdlType' => 'std_logic',
9127 
                  'width' => 1,
9128 
                },
9129 
                'dout' => {
9130 
                  'direction' => 'out',
9131 
                  'hdlType' => 'std_logic',
9132 
                  'width' => 1,
9133 
                },
9134 
              },
9135 
            },
9136 
            'entityName' => 'xland2',
9137 
          },
9138 
          'register08rd' => {
9139 
            'connections' => {
9140 
              'ce' => 'register08rd_reg_ce',
9141 
              'clk' => 'sysgen_dut_to_register15_clk_x0',
9142 
              'clr' => 'sysgen_dut_to_register15_clr_x0',
9143 
              'i' => 'sysgen_dut_to_register15_data_in_x0',
9144 
              'o' => 'from_register15_data_out',
9145 
            },
9146 
            'entity' => {
9147 
              'attributes' => {
9148 
                'entityAlreadyNetlisted' => 1,
9149 
                'generics' => [
9150 
                  [
9151 
                    'width',
9152 
                    'integer',
9153 
                    32,
9154 
                  ],
9155 
                  [
9156 
                    'init_index',
9157 
                    'integer',
9158 
                    2,
9159 
                  ],
9160 
                  [
9161 
                    'init_value',
9162 
                    'bit_vector',
9163 
                    'b"00000000000000000000000000000000"',
9164 
                  ],
9165 
                  [
9166 
                    'latency',
9167 
                    'integer',
9168 
                    1,
9169 
                  ],
9170 
                ],
9171 
              },
9172 
              'entityName' => 'synth_reg_w_init',
9173 
              'ports' => {
9174 
                'ce' => {
9175 
                  'direction' => 'in',
9176 
                  'hdlType' => 'std_logic',
9177 
                  'width' => 1,
9178 
                },
9179 
                'clk' => {
9180 
                  'direction' => 'in',
9181 
                  'hdlType' => 'std_logic',
9182 
                  'width' => 1,
9183 
                },
9184 
                'clr' => {
9185 
                  'direction' => 'in',
9186 
                  'hdlType' => 'std_logic',
9187 
                  'width' => 1,
9188 
                },
9189 
                'i' => {
9190 
                  'direction' => 'in',
9191 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9192 
                  'width' => 32,
9193 
                },
9194 
                'o' => {
9195 
                  'direction' => 'out',
9196 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9197 
                  'width' => 32,
9198 
                },
9199 
              },
9200 
            },
9201 
            'entityName' => 'synth_reg_w_init',
9202 
          },
9203 
          'register08rd_ce_and2_comp' => {
9204 
            'connections' => {
9205 
              'a' => 'sysgen_dut_to_register15_ce_x0',
9206 
              'b' => 'sysgen_dut_to_register15_en_x0',
9207 
              'dout' => 'register08rd_reg_ce',
9208 
            },
9209 
            'entity' => {
9210 
              'attributes' => {
9211 
                'entityAlreadyNetlisted' => 1,
9212 
              },
9213 
              'entityName' => 'xland2',
9214 
              'ports' => {
9215 
                'a' => {
9216 
                  'direction' => 'in',
9217 
                  'hdlType' => 'std_logic',
9218 
                  'width' => 1,
9219 
                },
9220 
                'b' => {
9221 
                  'direction' => 'in',
9222 
                  'hdlType' => 'std_logic',
9223 
                  'width' => 1,
9224 
                },
9225 
                'dout' => {
9226 
                  'direction' => 'out',
9227 
                  'hdlType' => 'std_logic',
9228 
                  'width' => 1,
9229 
                },
9230 
              },
9231 
            },
9232 
            'entityName' => 'xland2',
9233 
          },
9234 
          'register08rv' => {
9235 
            'connections' => {
9236 
              'ce' => 'register08rv_reg_ce',
9237 
              'clk' => 'sysgen_dut_to_register14_clk_x0',
9238 
              'clr' => 'sysgen_dut_to_register14_clr_x0',
9239 
              'i' => 'sysgen_dut_to_register14_data_in_x0',
9240 
              'o' => 'from_register16_data_out',
9241 
            },
9242 
            'entity' => {
9243 
              'attributes' => {
9244 
                'entityAlreadyNetlisted' => 1,
9245 
                'generics' => [
9246 
                  [
9247 
                    'width',
9248 
                    'integer',
9249 
                    1,
9250 
                  ],
9251 
                  [
9252 
                    'init_index',
9253 
                    'integer',
9254 
                    2,
9255 
                  ],
9256 
                  [
9257 
                    'init_value',
9258 
                    'bit_vector',
9259 
                    'b"0"',
9260 
                  ],
9261 
                  [
9262 
                    'latency',
9263 
                    'integer',
9264 
                    1,
9265 
                  ],
9266 
                ],
9267 
              },
9268 
              'entityName' => 'synth_reg_w_init',
9269 
              'ports' => {
9270 
                'ce' => {
9271 
                  'direction' => 'in',
9272 
                  'hdlType' => 'std_logic',
9273 
                  'width' => 1,
9274 
                },
9275 
                'clk' => {
9276 
                  'direction' => 'in',
9277 
                  'hdlType' => 'std_logic',
9278 
                  'width' => 1,
9279 
                },
9280 
                'clr' => {
9281 
                  'direction' => 'in',
9282 
                  'hdlType' => 'std_logic',
9283 
                  'width' => 1,
9284 
                },
9285 
                'i' => {
9286 
                  'direction' => 'in',
9287 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9288 
                  'width' => 1,
9289 
                },
9290 
                'o' => {
9291 
                  'direction' => 'out',
9292 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9293 
                  'width' => 1,
9294 
                },
9295 
              },
9296 
            },
9297 
            'entityName' => 'synth_reg_w_init',
9298 
          },
9299 
          'register08rv_ce_and2_comp' => {
9300 
            'connections' => {
9301 
              'a' => 'sysgen_dut_to_register14_ce_x0',
9302 
              'b' => 'sysgen_dut_to_register14_en_x0',
9303 
              'dout' => 'register08rv_reg_ce',
9304 
            },
9305 
            'entity' => {
9306 
              'attributes' => {
9307 
                'entityAlreadyNetlisted' => 1,
9308 
              },
9309 
              'entityName' => 'xland2',
9310 
              'ports' => {
9311 
                'a' => {
9312 
                  'direction' => 'in',
9313 
                  'hdlType' => 'std_logic',
9314 
                  'width' => 1,
9315 
                },
9316 
                'b' => {
9317 
                  'direction' => 'in',
9318 
                  'hdlType' => 'std_logic',
9319 
                  'width' => 1,
9320 
                },
9321 
                'dout' => {
9322 
                  'direction' => 'out',
9323 
                  'hdlType' => 'std_logic',
9324 
                  'width' => 1,
9325 
                },
9326 
              },
9327 
            },
9328 
            'entityName' => 'xland2',
9329 
          },
9330 
          'register08td' => {
9331 
            'connections' => {
9332 
              'ce' => 'register08td_reg_ce',
9333 
              'clk' => 'sysgen_dut_to_register26_clk',
9334 
              'clr' => 'sysgen_dut_to_register26_clr',
9335 
              'i' => 'sysgen_dut_to_register26_data_in',
9336 
              'o' => 'from_register20_data_out_x0',
9337 
            },
9338 
            'entity' => {
9339 
              'attributes' => {
9340 
                'entityAlreadyNetlisted' => 1,
9341 
                'generics' => [
9342 
                  [
9343 
                    'width',
9344 
                    'integer',
9345 
                    32,
9346 
                  ],
9347 
                  [
9348 
                    'init_index',
9349 
                    'integer',
9350 
                    2,
9351 
                  ],
9352 
                  [
9353 
                    'init_value',
9354 
                    'bit_vector',
9355 
                    'b"00000000000000000000000000000000"',
9356 
                  ],
9357 
                  [
9358 
                    'latency',
9359 
                    'integer',
9360 
                    1,
9361 
                  ],
9362 
                ],
9363 
              },
9364 
              'entityName' => 'synth_reg_w_init',
9365 
              'ports' => {
9366 
                'ce' => {
9367 
                  'direction' => 'in',
9368 
                  'hdlType' => 'std_logic',
9369 
                  'width' => 1,
9370 
                },
9371 
                'clk' => {
9372 
                  'direction' => 'in',
9373 
                  'hdlType' => 'std_logic',
9374 
                  'width' => 1,
9375 
                },
9376 
                'clr' => {
9377 
                  'direction' => 'in',
9378 
                  'hdlType' => 'std_logic',
9379 
                  'width' => 1,
9380 
                },
9381 
                'i' => {
9382 
                  'direction' => 'in',
9383 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9384 
                  'width' => 32,
9385 
                },
9386 
                'o' => {
9387 
                  'direction' => 'out',
9388 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9389 
                  'width' => 32,
9390 
                },
9391 
              },
9392 
            },
9393 
            'entityName' => 'synth_reg_w_init',
9394 
          },
9395 
          'register08td_ce_and2_comp' => {
9396 
            'connections' => {
9397 
              'a' => 'sysgen_dut_to_register26_ce',
9398 
              'b' => 'sysgen_dut_to_register26_en',
9399 
              'dout' => 'register08td_reg_ce',
9400 
            },
9401 
            'entity' => {
9402 
              'attributes' => {
9403 
                'entityAlreadyNetlisted' => 1,
9404 
              },
9405 
              'entityName' => 'xland2',
9406 
              'ports' => {
9407 
                'a' => {
9408 
                  'direction' => 'in',
9409 
                  'hdlType' => 'std_logic',
9410 
                  'width' => 1,
9411 
                },
9412 
                'b' => {
9413 
                  'direction' => 'in',
9414 
                  'hdlType' => 'std_logic',
9415 
                  'width' => 1,
9416 
                },
9417 
                'dout' => {
9418 
                  'direction' => 'out',
9419 
                  'hdlType' => 'std_logic',
9420 
                  'width' => 1,
9421 
                },
9422 
              },
9423 
            },
9424 
            'entityName' => 'xland2',
9425 
          },
9426 
          'register08tv' => {
9427 
            'connections' => {
9428 
              'ce' => 'register08tv_reg_ce',
9429 
              'clk' => 'sysgen_dut_to_register25_clk',
9430 
              'clr' => 'sysgen_dut_to_register25_clr',
9431 
              'i' => 'sysgen_dut_to_register25_data_in',
9432 
              'o' => 'from_register21_data_out_x0',
9433 
            },
9434 
            'entity' => {
9435 
              'attributes' => {
9436 
                'entityAlreadyNetlisted' => 1,
9437 
                'generics' => [
9438 
                  [
9439 
                    'width',
9440 
                    'integer',
9441 
                    1,
9442 
                  ],
9443 
                  [
9444 
                    'init_index',
9445 
                    'integer',
9446 
                    2,
9447 
                  ],
9448 
                  [
9449 
                    'init_value',
9450 
                    'bit_vector',
9451 
                    'b"0"',
9452 
                  ],
9453 
                  [
9454 
                    'latency',
9455 
                    'integer',
9456 
                    1,
9457 
                  ],
9458 
                ],
9459 
              },
9460 
              'entityName' => 'synth_reg_w_init',
9461 
              'ports' => {
9462 
                'ce' => {
9463 
                  'direction' => 'in',
9464 
                  'hdlType' => 'std_logic',
9465 
                  'width' => 1,
9466 
                },
9467 
                'clk' => {
9468 
                  'direction' => 'in',
9469 
                  'hdlType' => 'std_logic',
9470 
                  'width' => 1,
9471 
                },
9472 
                'clr' => {
9473 
                  'direction' => 'in',
9474 
                  'hdlType' => 'std_logic',
9475 
                  'width' => 1,
9476 
                },
9477 
                'i' => {
9478 
                  'direction' => 'in',
9479 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9480 
                  'width' => 1,
9481 
                },
9482 
                'o' => {
9483 
                  'direction' => 'out',
9484 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9485 
                  'width' => 1,
9486 
                },
9487 
              },
9488 
            },
9489 
            'entityName' => 'synth_reg_w_init',
9490 
          },
9491 
          'register08tv_ce_and2_comp' => {
9492 
            'connections' => {
9493 
              'a' => 'sysgen_dut_to_register25_ce',
9494 
              'b' => 'sysgen_dut_to_register25_en',
9495 
              'dout' => 'register08tv_reg_ce',
9496 
            },
9497 
            'entity' => {
9498 
              'attributes' => {
9499 
                'entityAlreadyNetlisted' => 1,
9500 
              },
9501 
              'entityName' => 'xland2',
9502 
              'ports' => {
9503 
                'a' => {
9504 
                  'direction' => 'in',
9505 
                  'hdlType' => 'std_logic',
9506 
                  'width' => 1,
9507 
                },
9508 
                'b' => {
9509 
                  'direction' => 'in',
9510 
                  'hdlType' => 'std_logic',
9511 
                  'width' => 1,
9512 
                },
9513 
                'dout' => {
9514 
                  'direction' => 'out',
9515 
                  'hdlType' => 'std_logic',
9516 
                  'width' => 1,
9517 
                },
9518 
              },
9519 
            },
9520 
            'entityName' => 'xland2',
9521 
          },
9522 
          'register09rd' => {
9523 
            'connections' => {
9524 
              'ce' => 'register09rd_reg_ce',
9525 
              'clk' => 'sysgen_dut_to_register17_clk_x0',
9526 
              'clr' => 'sysgen_dut_to_register17_clr_x0',
9527 
              'i' => 'sysgen_dut_to_register17_data_in_x0',
9528 
              'o' => 'from_register17_data_out',
9529 
            },
9530 
            'entity' => {
9531 
              'attributes' => {
9532 
                'entityAlreadyNetlisted' => 1,
9533 
                'generics' => [
9534 
                  [
9535 
                    'width',
9536 
                    'integer',
9537 
                    32,
9538 
                  ],
9539 
                  [
9540 
                    'init_index',
9541 
                    'integer',
9542 
                    2,
9543 
                  ],
9544 
                  [
9545 
                    'init_value',
9546 
                    'bit_vector',
9547 
                    'b"00000000000000000000000000000000"',
9548 
                  ],
9549 
                  [
9550 
                    'latency',
9551 
                    'integer',
9552 
                    1,
9553 
                  ],
9554 
                ],
9555 
              },
9556 
              'entityName' => 'synth_reg_w_init',
9557 
              'ports' => {
9558 
                'ce' => {
9559 
                  'direction' => 'in',
9560 
                  'hdlType' => 'std_logic',
9561 
                  'width' => 1,
9562 
                },
9563 
                'clk' => {
9564 
                  'direction' => 'in',
9565 
                  'hdlType' => 'std_logic',
9566 
                  'width' => 1,
9567 
                },
9568 
                'clr' => {
9569 
                  'direction' => 'in',
9570 
                  'hdlType' => 'std_logic',
9571 
                  'width' => 1,
9572 
                },
9573 
                'i' => {
9574 
                  'direction' => 'in',
9575 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9576 
                  'width' => 32,
9577 
                },
9578 
                'o' => {
9579 
                  'direction' => 'out',
9580 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9581 
                  'width' => 32,
9582 
                },
9583 
              },
9584 
            },
9585 
            'entityName' => 'synth_reg_w_init',
9586 
          },
9587 
          'register09rd_ce_and2_comp' => {
9588 
            'connections' => {
9589 
              'a' => 'sysgen_dut_to_register17_ce_x0',
9590 
              'b' => 'sysgen_dut_to_register17_en_x0',
9591 
              'dout' => 'register09rd_reg_ce',
9592 
            },
9593 
            'entity' => {
9594 
              'attributes' => {
9595 
                'entityAlreadyNetlisted' => 1,
9596 
              },
9597 
              'entityName' => 'xland2',
9598 
              'ports' => {
9599 
                'a' => {
9600 
                  'direction' => 'in',
9601 
                  'hdlType' => 'std_logic',
9602 
                  'width' => 1,
9603 
                },
9604 
                'b' => {
9605 
                  'direction' => 'in',
9606 
                  'hdlType' => 'std_logic',
9607 
                  'width' => 1,
9608 
                },
9609 
                'dout' => {
9610 
                  'direction' => 'out',
9611 
                  'hdlType' => 'std_logic',
9612 
                  'width' => 1,
9613 
                },
9614 
              },
9615 
            },
9616 
            'entityName' => 'xland2',
9617 
          },
9618 
          'register09rv' => {
9619 
            'connections' => {
9620 
              'ce' => 'register09rv_reg_ce',
9621 
              'clk' => 'sysgen_dut_to_register16_clk_x0',
9622 
              'clr' => 'sysgen_dut_to_register16_clr_x0',
9623 
              'i' => 'sysgen_dut_to_register16_data_in_x0',
9624 
              'o' => 'from_register18_data_out',
9625 
            },
9626 
            'entity' => {
9627 
              'attributes' => {
9628 
                'entityAlreadyNetlisted' => 1,
9629 
                'generics' => [
9630 
                  [
9631 
                    'width',
9632 
                    'integer',
9633 
                    1,
9634 
                  ],
9635 
                  [
9636 
                    'init_index',
9637 
                    'integer',
9638 
                    2,
9639 
                  ],
9640 
                  [
9641 
                    'init_value',
9642 
                    'bit_vector',
9643 
                    'b"0"',
9644 
                  ],
9645 
                  [
9646 
                    'latency',
9647 
                    'integer',
9648 
                    1,
9649 
                  ],
9650 
                ],
9651 
              },
9652 
              'entityName' => 'synth_reg_w_init',
9653 
              'ports' => {
9654 
                'ce' => {
9655 
                  'direction' => 'in',
9656 
                  'hdlType' => 'std_logic',
9657 
                  'width' => 1,
9658 
                },
9659 
                'clk' => {
9660 
                  'direction' => 'in',
9661 
                  'hdlType' => 'std_logic',
9662 
                  'width' => 1,
9663 
                },
9664 
                'clr' => {
9665 
                  'direction' => 'in',
9666 
                  'hdlType' => 'std_logic',
9667 
                  'width' => 1,
9668 
                },
9669 
                'i' => {
9670 
                  'direction' => 'in',
9671 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9672 
                  'width' => 1,
9673 
                },
9674 
                'o' => {
9675 
                  'direction' => 'out',
9676 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9677 
                  'width' => 1,
9678 
                },
9679 
              },
9680 
            },
9681 
            'entityName' => 'synth_reg_w_init',
9682 
          },
9683 
          'register09rv_ce_and2_comp' => {
9684 
            'connections' => {
9685 
              'a' => 'sysgen_dut_to_register16_ce_x0',
9686 
              'b' => 'sysgen_dut_to_register16_en_x0',
9687 
              'dout' => 'register09rv_reg_ce',
9688 
            },
9689 
            'entity' => {
9690 
              'attributes' => {
9691 
                'entityAlreadyNetlisted' => 1,
9692 
              },
9693 
              'entityName' => 'xland2',
9694 
              'ports' => {
9695 
                'a' => {
9696 
                  'direction' => 'in',
9697 
                  'hdlType' => 'std_logic',
9698 
                  'width' => 1,
9699 
                },
9700 
                'b' => {
9701 
                  'direction' => 'in',
9702 
                  'hdlType' => 'std_logic',
9703 
                  'width' => 1,
9704 
                },
9705 
                'dout' => {
9706 
                  'direction' => 'out',
9707 
                  'hdlType' => 'std_logic',
9708 
                  'width' => 1,
9709 
                },
9710 
              },
9711 
            },
9712 
            'entityName' => 'xland2',
9713 
          },
9714 
          'register09td' => {
9715 
            'connections' => {
9716 
              'ce' => 'register09td_reg_ce',
9717 
              'clk' => 'sysgen_dut_to_register22_clk',
9718 
              'clr' => 'sysgen_dut_to_register22_clr',
9719 
              'i' => 'sysgen_dut_to_register22_data_in',
9720 
              'o' => 'from_register22_data_out_x0',
9721 
            },
9722 
            'entity' => {
9723 
              'attributes' => {
9724 
                'entityAlreadyNetlisted' => 1,
9725 
                'generics' => [
9726 
                  [
9727 
                    'width',
9728 
                    'integer',
9729 
                    32,
9730 
                  ],
9731 
                  [
9732 
                    'init_index',
9733 
                    'integer',
9734 
                    2,
9735 
                  ],
9736 
                  [
9737 
                    'init_value',
9738 
                    'bit_vector',
9739 
                    'b"00000000000000000000000000000000"',
9740 
                  ],
9741 
                  [
9742 
                    'latency',
9743 
                    'integer',
9744 
                    1,
9745 
                  ],
9746 
                ],
9747 
              },
9748 
              'entityName' => 'synth_reg_w_init',
9749 
              'ports' => {
9750 
                'ce' => {
9751 
                  'direction' => 'in',
9752 
                  'hdlType' => 'std_logic',
9753 
                  'width' => 1,
9754 
                },
9755 
                'clk' => {
9756 
                  'direction' => 'in',
9757 
                  'hdlType' => 'std_logic',
9758 
                  'width' => 1,
9759 
                },
9760 
                'clr' => {
9761 
                  'direction' => 'in',
9762 
                  'hdlType' => 'std_logic',
9763 
                  'width' => 1,
9764 
                },
9765 
                'i' => {
9766 
                  'direction' => 'in',
9767 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9768 
                  'width' => 32,
9769 
                },
9770 
                'o' => {
9771 
                  'direction' => 'out',
9772 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9773 
                  'width' => 32,
9774 
                },
9775 
              },
9776 
            },
9777 
            'entityName' => 'synth_reg_w_init',
9778 
          },
9779 
          'register09td_ce_and2_comp' => {
9780 
            'connections' => {
9781 
              'a' => 'sysgen_dut_to_register22_ce',
9782 
              'b' => 'sysgen_dut_to_register22_en',
9783 
              'dout' => 'register09td_reg_ce',
9784 
            },
9785 
            'entity' => {
9786 
              'attributes' => {
9787 
                'entityAlreadyNetlisted' => 1,
9788 
              },
9789 
              'entityName' => 'xland2',
9790 
              'ports' => {
9791 
                'a' => {
9792 
                  'direction' => 'in',
9793 
                  'hdlType' => 'std_logic',
9794 
                  'width' => 1,
9795 
                },
9796 
                'b' => {
9797 
                  'direction' => 'in',
9798 
                  'hdlType' => 'std_logic',
9799 
                  'width' => 1,
9800 
                },
9801 
                'dout' => {
9802 
                  'direction' => 'out',
9803 
                  'hdlType' => 'std_logic',
9804 
                  'width' => 1,
9805 
                },
9806 
              },
9807 
            },
9808 
            'entityName' => 'xland2',
9809 
          },
9810 
          'register09tv' => {
9811 
            'connections' => {
9812 
              'ce' => 'register09tv_reg_ce',
9813 
              'clk' => 'sysgen_dut_to_register21_clk',
9814 
              'clr' => 'sysgen_dut_to_register21_clr',
9815 
              'i' => 'sysgen_dut_to_register21_data_in',
9816 
              'o' => 'from_register23_data_out_x0',
9817 
            },
9818 
            'entity' => {
9819 
              'attributes' => {
9820 
                'entityAlreadyNetlisted' => 1,
9821 
                'generics' => [
9822 
                  [
9823 
                    'width',
9824 
                    'integer',
9825 
                    1,
9826 
                  ],
9827 
                  [
9828 
                    'init_index',
9829 
                    'integer',
9830 
                    2,
9831 
                  ],
9832 
                  [
9833 
                    'init_value',
9834 
                    'bit_vector',
9835 
                    'b"0"',
9836 
                  ],
9837 
                  [
9838 
                    'latency',
9839 
                    'integer',
9840 
                    1,
9841 
                  ],
9842 
                ],
9843 
              },
9844 
              'entityName' => 'synth_reg_w_init',
9845 
              'ports' => {
9846 
                'ce' => {
9847 
                  'direction' => 'in',
9848 
                  'hdlType' => 'std_logic',
9849 
                  'width' => 1,
9850 
                },
9851 
                'clk' => {
9852 
                  'direction' => 'in',
9853 
                  'hdlType' => 'std_logic',
9854 
                  'width' => 1,
9855 
                },
9856 
                'clr' => {
9857 
                  'direction' => 'in',
9858 
                  'hdlType' => 'std_logic',
9859 
                  'width' => 1,
9860 
                },
9861 
                'i' => {
9862 
                  'direction' => 'in',
9863 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9864 
                  'width' => 1,
9865 
                },
9866 
                'o' => {
9867 
                  'direction' => 'out',
9868 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
9869 
                  'width' => 1,
9870 
                },
9871 
              },
9872 
            },
9873 
            'entityName' => 'synth_reg_w_init',
9874 
          },
9875 
          'register09tv_ce_and2_comp' => {
9876 
            'connections' => {
9877 
              'a' => 'sysgen_dut_to_register21_ce',
9878 
              'b' => 'sysgen_dut_to_register21_en',
9879 
              'dout' => 'register09tv_reg_ce',
9880 
            },
9881 
            'entity' => {
9882 
              'attributes' => {
9883 
                'entityAlreadyNetlisted' => 1,
9884 
              },
9885 
              'entityName' => 'xland2',
9886 
              'ports' => {
9887 
                'a' => {
9888 
                  'direction' => 'in',
9889 
                  'hdlType' => 'std_logic',
9890 
                  'width' => 1,
9891 
                },
9892 
                'b' => {
9893 
                  'direction' => 'in',
9894 
                  'hdlType' => 'std_logic',
9895 
                  'width' => 1,
9896 
                },
9897 
                'dout' => {
9898 
                  'direction' => 'out',
9899 
                  'hdlType' => 'std_logic',
9900 
                  'width' => 1,
9901 
                },
9902 
              },
9903 
            },
9904 
            'entityName' => 'xland2',
9905 
          },
9906 
          'register10rd' => {
9907 
            'connections' => {
9908 
              'ce' => 'register10rd_reg_ce',
9909 
              'clk' => 'sysgen_dut_to_register19_clk_x0',
9910 
              'clr' => 'sysgen_dut_to_register19_clr_x0',
9911 
              'i' => 'sysgen_dut_to_register19_data_in_x0',
9912 
              'o' => 'from_register19_data_out',
9913 
            },
9914 
            'entity' => {
9915 
              'attributes' => {
9916 
                'entityAlreadyNetlisted' => 1,
9917 
                'generics' => [
9918 
                  [
9919 
                    'width',
9920 
                    'integer',
9921 
                    32,
9922 
                  ],
9923 
                  [
9924 
                    'init_index',
9925 
                    'integer',
9926 
                    2,
9927 
                  ],
9928 
                  [
9929 
                    'init_value',
9930 
                    'bit_vector',
9931 
                    'b"00000000000000000000000000000000"',
9932 
                  ],
9933 
                  [
9934 
                    'latency',
9935 
                    'integer',
9936 
                    1,
9937 
                  ],
9938 
                ],
9939 
              },
9940 
              'entityName' => 'synth_reg_w_init',
9941 
              'ports' => {
9942 
                'ce' => {
9943 
                  'direction' => 'in',
9944 
                  'hdlType' => 'std_logic',
9945 
                  'width' => 1,
9946 
                },
9947 
                'clk' => {
9948 
                  'direction' => 'in',
9949 
                  'hdlType' => 'std_logic',
9950 
                  'width' => 1,
9951 
                },
9952 
                'clr' => {
9953 
                  'direction' => 'in',
9954 
                  'hdlType' => 'std_logic',
9955 
                  'width' => 1,
9956 
                },
9957 
                'i' => {
9958 
                  'direction' => 'in',
9959 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9960 
                  'width' => 32,
9961 
                },
9962 
                'o' => {
9963 
                  'direction' => 'out',
9964 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
9965 
                  'width' => 32,
9966 
                },
9967 
              },
9968 
            },
9969 
            'entityName' => 'synth_reg_w_init',
9970 
          },
9971 
          'register10rd_ce_and2_comp' => {
9972 
            'connections' => {
9973 
              'a' => 'sysgen_dut_to_register19_ce_x0',
9974 
              'b' => 'sysgen_dut_to_register19_en_x0',
9975 
              'dout' => 'register10rd_reg_ce',
9976 
            },
9977 
            'entity' => {
9978 
              'attributes' => {
9979 
                'entityAlreadyNetlisted' => 1,
9980 
              },
9981 
              'entityName' => 'xland2',
9982 
              'ports' => {
9983 
                'a' => {
9984 
                  'direction' => 'in',
9985 
                  'hdlType' => 'std_logic',
9986 
                  'width' => 1,
9987 
                },
9988 
                'b' => {
9989 
                  'direction' => 'in',
9990 
                  'hdlType' => 'std_logic',
9991 
                  'width' => 1,
9992 
                },
9993 
                'dout' => {
9994 
                  'direction' => 'out',
9995 
                  'hdlType' => 'std_logic',
9996 
                  'width' => 1,
9997 
                },
9998 
              },
9999 
            },
10000 
            'entityName' => 'xland2',
10001 
          },
10002 
          'register10rv' => {
10003 
            'connections' => {
10004 
              'ce' => 'register10rv_reg_ce',
10005 
              'clk' => 'sysgen_dut_to_register18_clk_x0',
10006 
              'clr' => 'sysgen_dut_to_register18_clr_x0',
10007 
              'i' => 'sysgen_dut_to_register18_data_in_x0',
10008 
              'o' => 'from_register20_data_out',
10009 
            },
10010 
            'entity' => {
10011 
              'attributes' => {
10012 
                'entityAlreadyNetlisted' => 1,
10013 
                'generics' => [
10014 
                  [
10015 
                    'width',
10016 
                    'integer',
10017 
                    1,
10018 
                  ],
10019 
                  [
10020 
                    'init_index',
10021 
                    'integer',
10022 
                    2,
10023 
                  ],
10024 
                  [
10025 
                    'init_value',
10026 
                    'bit_vector',
10027 
                    'b"0"',
10028 
                  ],
10029 
                  [
10030 
                    'latency',
10031 
                    'integer',
10032 
                    1,
10033 
                  ],
10034 
                ],
10035 
              },
10036 
              'entityName' => 'synth_reg_w_init',
10037 
              'ports' => {
10038 
                'ce' => {
10039 
                  'direction' => 'in',
10040 
                  'hdlType' => 'std_logic',
10041 
                  'width' => 1,
10042 
                },
10043 
                'clk' => {
10044 
                  'direction' => 'in',
10045 
                  'hdlType' => 'std_logic',
10046 
                  'width' => 1,
10047 
                },
10048 
                'clr' => {
10049 
                  'direction' => 'in',
10050 
                  'hdlType' => 'std_logic',
10051 
                  'width' => 1,
10052 
                },
10053 
                'i' => {
10054 
                  'direction' => 'in',
10055 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10056 
                  'width' => 1,
10057 
                },
10058 
                'o' => {
10059 
                  'direction' => 'out',
10060 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10061 
                  'width' => 1,
10062 
                },
10063 
              },
10064 
            },
10065 
            'entityName' => 'synth_reg_w_init',
10066 
          },
10067 
          'register10rv_ce_and2_comp' => {
10068 
            'connections' => {
10069 
              'a' => 'sysgen_dut_to_register18_ce_x0',
10070 
              'b' => 'sysgen_dut_to_register18_en_x0',
10071 
              'dout' => 'register10rv_reg_ce',
10072 
            },
10073 
            'entity' => {
10074 
              'attributes' => {
10075 
                'entityAlreadyNetlisted' => 1,
10076 
              },
10077 
              'entityName' => 'xland2',
10078 
              'ports' => {
10079 
                'a' => {
10080 
                  'direction' => 'in',
10081 
                  'hdlType' => 'std_logic',
10082 
                  'width' => 1,
10083 
                },
10084 
                'b' => {
10085 
                  'direction' => 'in',
10086 
                  'hdlType' => 'std_logic',
10087 
                  'width' => 1,
10088 
                },
10089 
                'dout' => {
10090 
                  'direction' => 'out',
10091 
                  'hdlType' => 'std_logic',
10092 
                  'width' => 1,
10093 
                },
10094 
              },
10095 
            },
10096 
            'entityName' => 'xland2',
10097 
          },
10098 
          'register10td' => {
10099 
            'connections' => {
10100 
              'ce' => 'register10td_reg_ce',
10101 
              'clk' => 'sysgen_dut_to_register24_clk',
10102 
              'clr' => 'sysgen_dut_to_register24_clr',
10103 
              'i' => 'sysgen_dut_to_register24_data_in',
10104 
              'o' => 'from_register24_data_out_x0',
10105 
            },
10106 
            'entity' => {
10107 
              'attributes' => {
10108 
                'entityAlreadyNetlisted' => 1,
10109 
                'generics' => [
10110 
                  [
10111 
                    'width',
10112 
                    'integer',
10113 
                    32,
10114 
                  ],
10115 
                  [
10116 
                    'init_index',
10117 
                    'integer',
10118 
                    2,
10119 
                  ],
10120 
                  [
10121 
                    'init_value',
10122 
                    'bit_vector',
10123 
                    'b"00000000000000000000000000000000"',
10124 
                  ],
10125 
                  [
10126 
                    'latency',
10127 
                    'integer',
10128 
                    1,
10129 
                  ],
10130 
                ],
10131 
              },
10132 
              'entityName' => 'synth_reg_w_init',
10133 
              'ports' => {
10134 
                'ce' => {
10135 
                  'direction' => 'in',
10136 
                  'hdlType' => 'std_logic',
10137 
                  'width' => 1,
10138 
                },
10139 
                'clk' => {
10140 
                  'direction' => 'in',
10141 
                  'hdlType' => 'std_logic',
10142 
                  'width' => 1,
10143 
                },
10144 
                'clr' => {
10145 
                  'direction' => 'in',
10146 
                  'hdlType' => 'std_logic',
10147 
                  'width' => 1,
10148 
                },
10149 
                'i' => {
10150 
                  'direction' => 'in',
10151 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10152 
                  'width' => 32,
10153 
                },
10154 
                'o' => {
10155 
                  'direction' => 'out',
10156 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10157 
                  'width' => 32,
10158 
                },
10159 
              },
10160 
            },
10161 
            'entityName' => 'synth_reg_w_init',
10162 
          },
10163 
          'register10td_ce_and2_comp' => {
10164 
            'connections' => {
10165 
              'a' => 'sysgen_dut_to_register24_ce',
10166 
              'b' => 'sysgen_dut_to_register24_en',
10167 
              'dout' => 'register10td_reg_ce',
10168 
            },
10169 
            'entity' => {
10170 
              'attributes' => {
10171 
                'entityAlreadyNetlisted' => 1,
10172 
              },
10173 
              'entityName' => 'xland2',
10174 
              'ports' => {
10175 
                'a' => {
10176 
                  'direction' => 'in',
10177 
                  'hdlType' => 'std_logic',
10178 
                  'width' => 1,
10179 
                },
10180 
                'b' => {
10181 
                  'direction' => 'in',
10182 
                  'hdlType' => 'std_logic',
10183 
                  'width' => 1,
10184 
                },
10185 
                'dout' => {
10186 
                  'direction' => 'out',
10187 
                  'hdlType' => 'std_logic',
10188 
                  'width' => 1,
10189 
                },
10190 
              },
10191 
            },
10192 
            'entityName' => 'xland2',
10193 
          },
10194 
          'register10tv' => {
10195 
            'connections' => {
10196 
              'ce' => 'register10tv_reg_ce',
10197 
              'clk' => 'sysgen_dut_to_register23_clk',
10198 
              'clr' => 'sysgen_dut_to_register23_clr',
10199 
              'i' => 'sysgen_dut_to_register23_data_in',
10200 
              'o' => 'from_register25_data_out_x0',
10201 
            },
10202 
            'entity' => {
10203 
              'attributes' => {
10204 
                'entityAlreadyNetlisted' => 1,
10205 
                'generics' => [
10206 
                  [
10207 
                    'width',
10208 
                    'integer',
10209 
                    1,
10210 
                  ],
10211 
                  [
10212 
                    'init_index',
10213 
                    'integer',
10214 
                    2,
10215 
                  ],
10216 
                  [
10217 
                    'init_value',
10218 
                    'bit_vector',
10219 
                    'b"0"',
10220 
                  ],
10221 
                  [
10222 
                    'latency',
10223 
                    'integer',
10224 
                    1,
10225 
                  ],
10226 
                ],
10227 
              },
10228 
              'entityName' => 'synth_reg_w_init',
10229 
              'ports' => {
10230 
                'ce' => {
10231 
                  'direction' => 'in',
10232 
                  'hdlType' => 'std_logic',
10233 
                  'width' => 1,
10234 
                },
10235 
                'clk' => {
10236 
                  'direction' => 'in',
10237 
                  'hdlType' => 'std_logic',
10238 
                  'width' => 1,
10239 
                },
10240 
                'clr' => {
10241 
                  'direction' => 'in',
10242 
                  'hdlType' => 'std_logic',
10243 
                  'width' => 1,
10244 
                },
10245 
                'i' => {
10246 
                  'direction' => 'in',
10247 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10248 
                  'width' => 1,
10249 
                },
10250 
                'o' => {
10251 
                  'direction' => 'out',
10252 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10253 
                  'width' => 1,
10254 
                },
10255 
              },
10256 
            },
10257 
            'entityName' => 'synth_reg_w_init',
10258 
          },
10259 
          'register10tv_ce_and2_comp' => {
10260 
            'connections' => {
10261 
              'a' => 'sysgen_dut_to_register23_ce',
10262 
              'b' => 'sysgen_dut_to_register23_en',
10263 
              'dout' => 'register10tv_reg_ce',
10264 
            },
10265 
            'entity' => {
10266 
              'attributes' => {
10267 
                'entityAlreadyNetlisted' => 1,
10268 
              },
10269 
              'entityName' => 'xland2',
10270 
              'ports' => {
10271 
                'a' => {
10272 
                  'direction' => 'in',
10273 
                  'hdlType' => 'std_logic',
10274 
                  'width' => 1,
10275 
                },
10276 
                'b' => {
10277 
                  'direction' => 'in',
10278 
                  'hdlType' => 'std_logic',
10279 
                  'width' => 1,
10280 
                },
10281 
                'dout' => {
10282 
                  'direction' => 'out',
10283 
                  'hdlType' => 'std_logic',
10284 
                  'width' => 1,
10285 
                },
10286 
              },
10287 
            },
10288 
            'entityName' => 'xland2',
10289 
          },
10290 
          'register11rd' => {
10291 
            'connections' => {
10292 
              'ce' => 'register11rd_reg_ce',
10293 
              'clk' => 'sysgen_dut_to_register21_clk_x0',
10294 
              'clr' => 'sysgen_dut_to_register21_clr_x0',
10295 
              'i' => 'sysgen_dut_to_register21_data_in_x0',
10296 
              'o' => 'from_register21_data_out',
10297 
            },
10298 
            'entity' => {
10299 
              'attributes' => {
10300 
                'entityAlreadyNetlisted' => 1,
10301 
                'generics' => [
10302 
                  [
10303 
                    'width',
10304 
                    'integer',
10305 
                    32,
10306 
                  ],
10307 
                  [
10308 
                    'init_index',
10309 
                    'integer',
10310 
                    2,
10311 
                  ],
10312 
                  [
10313 
                    'init_value',
10314 
                    'bit_vector',
10315 
                    'b"00000000000000000000000000000000"',
10316 
                  ],
10317 
                  [
10318 
                    'latency',
10319 
                    'integer',
10320 
                    1,
10321 
                  ],
10322 
                ],
10323 
              },
10324 
              'entityName' => 'synth_reg_w_init',
10325 
              'ports' => {
10326 
                'ce' => {
10327 
                  'direction' => 'in',
10328 
                  'hdlType' => 'std_logic',
10329 
                  'width' => 1,
10330 
                },
10331 
                'clk' => {
10332 
                  'direction' => 'in',
10333 
                  'hdlType' => 'std_logic',
10334 
                  'width' => 1,
10335 
                },
10336 
                'clr' => {
10337 
                  'direction' => 'in',
10338 
                  'hdlType' => 'std_logic',
10339 
                  'width' => 1,
10340 
                },
10341 
                'i' => {
10342 
                  'direction' => 'in',
10343 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10344 
                  'width' => 32,
10345 
                },
10346 
                'o' => {
10347 
                  'direction' => 'out',
10348 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10349 
                  'width' => 32,
10350 
                },
10351 
              },
10352 
            },
10353 
            'entityName' => 'synth_reg_w_init',
10354 
          },
10355 
          'register11rd_ce_and2_comp' => {
10356 
            'connections' => {
10357 
              'a' => 'sysgen_dut_to_register21_ce_x0',
10358 
              'b' => 'sysgen_dut_to_register21_en_x0',
10359 
              'dout' => 'register11rd_reg_ce',
10360 
            },
10361 
            'entity' => {
10362 
              'attributes' => {
10363 
                'entityAlreadyNetlisted' => 1,
10364 
              },
10365 
              'entityName' => 'xland2',
10366 
              'ports' => {
10367 
                'a' => {
10368 
                  'direction' => 'in',
10369 
                  'hdlType' => 'std_logic',
10370 
                  'width' => 1,
10371 
                },
10372 
                'b' => {
10373 
                  'direction' => 'in',
10374 
                  'hdlType' => 'std_logic',
10375 
                  'width' => 1,
10376 
                },
10377 
                'dout' => {
10378 
                  'direction' => 'out',
10379 
                  'hdlType' => 'std_logic',
10380 
                  'width' => 1,
10381 
                },
10382 
              },
10383 
            },
10384 
            'entityName' => 'xland2',
10385 
          },
10386 
          'register11rv' => {
10387 
            'connections' => {
10388 
              'ce' => 'register11rv_reg_ce',
10389 
              'clk' => 'sysgen_dut_to_register20_clk_x0',
10390 
              'clr' => 'sysgen_dut_to_register20_clr_x0',
10391 
              'i' => 'sysgen_dut_to_register20_data_in_x0',
10392 
              'o' => 'from_register22_data_out',
10393 
            },
10394 
            'entity' => {
10395 
              'attributes' => {
10396 
                'entityAlreadyNetlisted' => 1,
10397 
                'generics' => [
10398 
                  [
10399 
                    'width',
10400 
                    'integer',
10401 
                    1,
10402 
                  ],
10403 
                  [
10404 
                    'init_index',
10405 
                    'integer',
10406 
                    2,
10407 
                  ],
10408 
                  [
10409 
                    'init_value',
10410 
                    'bit_vector',
10411 
                    'b"0"',
10412 
                  ],
10413 
                  [
10414 
                    'latency',
10415 
                    'integer',
10416 
                    1,
10417 
                  ],
10418 
                ],
10419 
              },
10420 
              'entityName' => 'synth_reg_w_init',
10421 
              'ports' => {
10422 
                'ce' => {
10423 
                  'direction' => 'in',
10424 
                  'hdlType' => 'std_logic',
10425 
                  'width' => 1,
10426 
                },
10427 
                'clk' => {
10428 
                  'direction' => 'in',
10429 
                  'hdlType' => 'std_logic',
10430 
                  'width' => 1,
10431 
                },
10432 
                'clr' => {
10433 
                  'direction' => 'in',
10434 
                  'hdlType' => 'std_logic',
10435 
                  'width' => 1,
10436 
                },
10437 
                'i' => {
10438 
                  'direction' => 'in',
10439 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10440 
                  'width' => 1,
10441 
                },
10442 
                'o' => {
10443 
                  'direction' => 'out',
10444 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10445 
                  'width' => 1,
10446 
                },
10447 
              },
10448 
            },
10449 
            'entityName' => 'synth_reg_w_init',
10450 
          },
10451 
          'register11rv_ce_and2_comp' => {
10452 
            'connections' => {
10453 
              'a' => 'sysgen_dut_to_register20_ce_x0',
10454 
              'b' => 'sysgen_dut_to_register20_en_x0',
10455 
              'dout' => 'register11rv_reg_ce',
10456 
            },
10457 
            'entity' => {
10458 
              'attributes' => {
10459 
                'entityAlreadyNetlisted' => 1,
10460 
              },
10461 
              'entityName' => 'xland2',
10462 
              'ports' => {
10463 
                'a' => {
10464 
                  'direction' => 'in',
10465 
                  'hdlType' => 'std_logic',
10466 
                  'width' => 1,
10467 
                },
10468 
                'b' => {
10469 
                  'direction' => 'in',
10470 
                  'hdlType' => 'std_logic',
10471 
                  'width' => 1,
10472 
                },
10473 
                'dout' => {
10474 
                  'direction' => 'out',
10475 
                  'hdlType' => 'std_logic',
10476 
                  'width' => 1,
10477 
                },
10478 
              },
10479 
            },
10480 
            'entityName' => 'xland2',
10481 
          },
10482 
          'register11td' => {
10483 
            'connections' => {
10484 
              'ce' => 'register11td_reg_ce',
10485 
              'clk' => 'sysgen_dut_to_register28_clk',
10486 
              'clr' => 'sysgen_dut_to_register28_clr',
10487 
              'i' => 'sysgen_dut_to_register28_data_in',
10488 
              'o' => 'from_register26_data_out_x0',
10489 
            },
10490 
            'entity' => {
10491 
              'attributes' => {
10492 
                'entityAlreadyNetlisted' => 1,
10493 
                'generics' => [
10494 
                  [
10495 
                    'width',
10496 
                    'integer',
10497 
                    32,
10498 
                  ],
10499 
                  [
10500 
                    'init_index',
10501 
                    'integer',
10502 
                    2,
10503 
                  ],
10504 
                  [
10505 
                    'init_value',
10506 
                    'bit_vector',
10507 
                    'b"00000000000000000000000000000000"',
10508 
                  ],
10509 
                  [
10510 
                    'latency',
10511 
                    'integer',
10512 
                    1,
10513 
                  ],
10514 
                ],
10515 
              },
10516 
              'entityName' => 'synth_reg_w_init',
10517 
              'ports' => {
10518 
                'ce' => {
10519 
                  'direction' => 'in',
10520 
                  'hdlType' => 'std_logic',
10521 
                  'width' => 1,
10522 
                },
10523 
                'clk' => {
10524 
                  'direction' => 'in',
10525 
                  'hdlType' => 'std_logic',
10526 
                  'width' => 1,
10527 
                },
10528 
                'clr' => {
10529 
                  'direction' => 'in',
10530 
                  'hdlType' => 'std_logic',
10531 
                  'width' => 1,
10532 
                },
10533 
                'i' => {
10534 
                  'direction' => 'in',
10535 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10536 
                  'width' => 32,
10537 
                },
10538 
                'o' => {
10539 
                  'direction' => 'out',
10540 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10541 
                  'width' => 32,
10542 
                },
10543 
              },
10544 
            },
10545 
            'entityName' => 'synth_reg_w_init',
10546 
          },
10547 
          'register11td_ce_and2_comp' => {
10548 
            'connections' => {
10549 
              'a' => 'sysgen_dut_to_register28_ce',
10550 
              'b' => 'sysgen_dut_to_register28_en',
10551 
              'dout' => 'register11td_reg_ce',
10552 
            },
10553 
            'entity' => {
10554 
              'attributes' => {
10555 
                'entityAlreadyNetlisted' => 1,
10556 
              },
10557 
              'entityName' => 'xland2',
10558 
              'ports' => {
10559 
                'a' => {
10560 
                  'direction' => 'in',
10561 
                  'hdlType' => 'std_logic',
10562 
                  'width' => 1,
10563 
                },
10564 
                'b' => {
10565 
                  'direction' => 'in',
10566 
                  'hdlType' => 'std_logic',
10567 
                  'width' => 1,
10568 
                },
10569 
                'dout' => {
10570 
                  'direction' => 'out',
10571 
                  'hdlType' => 'std_logic',
10572 
                  'width' => 1,
10573 
                },
10574 
              },
10575 
            },
10576 
            'entityName' => 'xland2',
10577 
          },
10578 
          'register11tv' => {
10579 
            'connections' => {
10580 
              'ce' => 'register11tv_reg_ce',
10581 
              'clk' => 'sysgen_dut_to_register27_clk',
10582 
              'clr' => 'sysgen_dut_to_register27_clr',
10583 
              'i' => 'sysgen_dut_to_register27_data_in',
10584 
              'o' => 'from_register27_data_out_x0',
10585 
            },
10586 
            'entity' => {
10587 
              'attributes' => {
10588 
                'entityAlreadyNetlisted' => 1,
10589 
                'generics' => [
10590 
                  [
10591 
                    'width',
10592 
                    'integer',
10593 
                    1,
10594 
                  ],
10595 
                  [
10596 
                    'init_index',
10597 
                    'integer',
10598 
                    2,
10599 
                  ],
10600 
                  [
10601 
                    'init_value',
10602 
                    'bit_vector',
10603 
                    'b"0"',
10604 
                  ],
10605 
                  [
10606 
                    'latency',
10607 
                    'integer',
10608 
                    1,
10609 
                  ],
10610 
                ],
10611 
              },
10612 
              'entityName' => 'synth_reg_w_init',
10613 
              'ports' => {
10614 
                'ce' => {
10615 
                  'direction' => 'in',
10616 
                  'hdlType' => 'std_logic',
10617 
                  'width' => 1,
10618 
                },
10619 
                'clk' => {
10620 
                  'direction' => 'in',
10621 
                  'hdlType' => 'std_logic',
10622 
                  'width' => 1,
10623 
                },
10624 
                'clr' => {
10625 
                  'direction' => 'in',
10626 
                  'hdlType' => 'std_logic',
10627 
                  'width' => 1,
10628 
                },
10629 
                'i' => {
10630 
                  'direction' => 'in',
10631 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10632 
                  'width' => 1,
10633 
                },
10634 
                'o' => {
10635 
                  'direction' => 'out',
10636 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10637 
                  'width' => 1,
10638 
                },
10639 
              },
10640 
            },
10641 
            'entityName' => 'synth_reg_w_init',
10642 
          },
10643 
          'register11tv_ce_and2_comp' => {
10644 
            'connections' => {
10645 
              'a' => 'sysgen_dut_to_register27_ce',
10646 
              'b' => 'sysgen_dut_to_register27_en',
10647 
              'dout' => 'register11tv_reg_ce',
10648 
            },
10649 
            'entity' => {
10650 
              'attributes' => {
10651 
                'entityAlreadyNetlisted' => 1,
10652 
              },
10653 
              'entityName' => 'xland2',
10654 
              'ports' => {
10655 
                'a' => {
10656 
                  'direction' => 'in',
10657 
                  'hdlType' => 'std_logic',
10658 
                  'width' => 1,
10659 
                },
10660 
                'b' => {
10661 
                  'direction' => 'in',
10662 
                  'hdlType' => 'std_logic',
10663 
                  'width' => 1,
10664 
                },
10665 
                'dout' => {
10666 
                  'direction' => 'out',
10667 
                  'hdlType' => 'std_logic',
10668 
                  'width' => 1,
10669 
                },
10670 
              },
10671 
            },
10672 
            'entityName' => 'xland2',
10673 
          },
10674 
          'register12rd' => {
10675 
            'connections' => {
10676 
              'ce' => 'register12rd_reg_ce',
10677 
              'clk' => 'sysgen_dut_to_register23_clk_x0',
10678 
              'clr' => 'sysgen_dut_to_register23_clr_x0',
10679 
              'i' => 'sysgen_dut_to_register23_data_in_x0',
10680 
              'o' => 'from_register23_data_out',
10681 
            },
10682 
            'entity' => {
10683 
              'attributes' => {
10684 
                'entityAlreadyNetlisted' => 1,
10685 
                'generics' => [
10686 
                  [
10687 
                    'width',
10688 
                    'integer',
10689 
                    32,
10690 
                  ],
10691 
                  [
10692 
                    'init_index',
10693 
                    'integer',
10694 
                    2,
10695 
                  ],
10696 
                  [
10697 
                    'init_value',
10698 
                    'bit_vector',
10699 
                    'b"00000000000000000000000000000000"',
10700 
                  ],
10701 
                  [
10702 
                    'latency',
10703 
                    'integer',
10704 
                    1,
10705 
                  ],
10706 
                ],
10707 
              },
10708 
              'entityName' => 'synth_reg_w_init',
10709 
              'ports' => {
10710 
                'ce' => {
10711 
                  'direction' => 'in',
10712 
                  'hdlType' => 'std_logic',
10713 
                  'width' => 1,
10714 
                },
10715 
                'clk' => {
10716 
                  'direction' => 'in',
10717 
                  'hdlType' => 'std_logic',
10718 
                  'width' => 1,
10719 
                },
10720 
                'clr' => {
10721 
                  'direction' => 'in',
10722 
                  'hdlType' => 'std_logic',
10723 
                  'width' => 1,
10724 
                },
10725 
                'i' => {
10726 
                  'direction' => 'in',
10727 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10728 
                  'width' => 32,
10729 
                },
10730 
                'o' => {
10731 
                  'direction' => 'out',
10732 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10733 
                  'width' => 32,
10734 
                },
10735 
              },
10736 
            },
10737 
            'entityName' => 'synth_reg_w_init',
10738 
          },
10739 
          'register12rd_ce_and2_comp' => {
10740 
            'connections' => {
10741 
              'a' => 'sysgen_dut_to_register23_ce_x0',
10742 
              'b' => 'sysgen_dut_to_register23_en_x0',
10743 
              'dout' => 'register12rd_reg_ce',
10744 
            },
10745 
            'entity' => {
10746 
              'attributes' => {
10747 
                'entityAlreadyNetlisted' => 1,
10748 
              },
10749 
              'entityName' => 'xland2',
10750 
              'ports' => {
10751 
                'a' => {
10752 
                  'direction' => 'in',
10753 
                  'hdlType' => 'std_logic',
10754 
                  'width' => 1,
10755 
                },
10756 
                'b' => {
10757 
                  'direction' => 'in',
10758 
                  'hdlType' => 'std_logic',
10759 
                  'width' => 1,
10760 
                },
10761 
                'dout' => {
10762 
                  'direction' => 'out',
10763 
                  'hdlType' => 'std_logic',
10764 
                  'width' => 1,
10765 
                },
10766 
              },
10767 
            },
10768 
            'entityName' => 'xland2',
10769 
          },
10770 
          'register12rv' => {
10771 
            'connections' => {
10772 
              'ce' => 'register12rv_reg_ce',
10773 
              'clk' => 'sysgen_dut_to_register22_clk_x0',
10774 
              'clr' => 'sysgen_dut_to_register22_clr_x0',
10775 
              'i' => 'sysgen_dut_to_register22_data_in_x0',
10776 
              'o' => 'from_register24_data_out',
10777 
            },
10778 
            'entity' => {
10779 
              'attributes' => {
10780 
                'entityAlreadyNetlisted' => 1,
10781 
                'generics' => [
10782 
                  [
10783 
                    'width',
10784 
                    'integer',
10785 
                    1,
10786 
                  ],
10787 
                  [
10788 
                    'init_index',
10789 
                    'integer',
10790 
                    2,
10791 
                  ],
10792 
                  [
10793 
                    'init_value',
10794 
                    'bit_vector',
10795 
                    'b"0"',
10796 
                  ],
10797 
                  [
10798 
                    'latency',
10799 
                    'integer',
10800 
                    1,
10801 
                  ],
10802 
                ],
10803 
              },
10804 
              'entityName' => 'synth_reg_w_init',
10805 
              'ports' => {
10806 
                'ce' => {
10807 
                  'direction' => 'in',
10808 
                  'hdlType' => 'std_logic',
10809 
                  'width' => 1,
10810 
                },
10811 
                'clk' => {
10812 
                  'direction' => 'in',
10813 
                  'hdlType' => 'std_logic',
10814 
                  'width' => 1,
10815 
                },
10816 
                'clr' => {
10817 
                  'direction' => 'in',
10818 
                  'hdlType' => 'std_logic',
10819 
                  'width' => 1,
10820 
                },
10821 
                'i' => {
10822 
                  'direction' => 'in',
10823 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10824 
                  'width' => 1,
10825 
                },
10826 
                'o' => {
10827 
                  'direction' => 'out',
10828 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
10829 
                  'width' => 1,
10830 
                },
10831 
              },
10832 
            },
10833 
            'entityName' => 'synth_reg_w_init',
10834 
          },
10835 
          'register12rv_ce_and2_comp' => {
10836 
            'connections' => {
10837 
              'a' => 'sysgen_dut_to_register22_ce_x0',
10838 
              'b' => 'sysgen_dut_to_register22_en_x0',
10839 
              'dout' => 'register12rv_reg_ce',
10840 
            },
10841 
            'entity' => {
10842 
              'attributes' => {
10843 
                'entityAlreadyNetlisted' => 1,
10844 
              },
10845 
              'entityName' => 'xland2',
10846 
              'ports' => {
10847 
                'a' => {
10848 
                  'direction' => 'in',
10849 
                  'hdlType' => 'std_logic',
10850 
                  'width' => 1,
10851 
                },
10852 
                'b' => {
10853 
                  'direction' => 'in',
10854 
                  'hdlType' => 'std_logic',
10855 
                  'width' => 1,
10856 
                },
10857 
                'dout' => {
10858 
                  'direction' => 'out',
10859 
                  'hdlType' => 'std_logic',
10860 
                  'width' => 1,
10861 
                },
10862 
              },
10863 
            },
10864 
            'entityName' => 'xland2',
10865 
          },
10866 
          'register12td' => {
10867 
            'connections' => {
10868 
              'ce' => 'register12td_reg_ce',
10869 
              'clk' => 'sysgen_dut_to_register30_clk',
10870 
              'clr' => 'sysgen_dut_to_register30_clr',
10871 
              'i' => 'sysgen_dut_to_register30_data_in',
10872 
              'o' => 'from_register28_data_out_x0',
10873 
            },
10874 
            'entity' => {
10875 
              'attributes' => {
10876 
                'entityAlreadyNetlisted' => 1,
10877 
                'generics' => [
10878 
                  [
10879 
                    'width',
10880 
                    'integer',
10881 
                    32,
10882 
                  ],
10883 
                  [
10884 
                    'init_index',
10885 
                    'integer',
10886 
                    2,
10887 
                  ],
10888 
                  [
10889 
                    'init_value',
10890 
                    'bit_vector',
10891 
                    'b"00000000000000000000000000000000"',
10892 
                  ],
10893 
                  [
10894 
                    'latency',
10895 
                    'integer',
10896 
                    1,
10897 
                  ],
10898 
                ],
10899 
              },
10900 
              'entityName' => 'synth_reg_w_init',
10901 
              'ports' => {
10902 
                'ce' => {
10903 
                  'direction' => 'in',
10904 
                  'hdlType' => 'std_logic',
10905 
                  'width' => 1,
10906 
                },
10907 
                'clk' => {
10908 
                  'direction' => 'in',
10909 
                  'hdlType' => 'std_logic',
10910 
                  'width' => 1,
10911 
                },
10912 
                'clr' => {
10913 
                  'direction' => 'in',
10914 
                  'hdlType' => 'std_logic',
10915 
                  'width' => 1,
10916 
                },
10917 
                'i' => {
10918 
                  'direction' => 'in',
10919 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10920 
                  'width' => 32,
10921 
                },
10922 
                'o' => {
10923 
                  'direction' => 'out',
10924 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
10925 
                  'width' => 32,
10926 
                },
10927 
              },
10928 
            },
10929 
            'entityName' => 'synth_reg_w_init',
10930 
          },
10931 
          'register12td_ce_and2_comp' => {
10932 
            'connections' => {
10933 
              'a' => 'sysgen_dut_to_register30_ce',
10934 
              'b' => 'sysgen_dut_to_register30_en',
10935 
              'dout' => 'register12td_reg_ce',
10936 
            },
10937 
            'entity' => {
10938 
              'attributes' => {
10939 
                'entityAlreadyNetlisted' => 1,
10940 
              },
10941 
              'entityName' => 'xland2',
10942 
              'ports' => {
10943 
                'a' => {
10944 
                  'direction' => 'in',
10945 
                  'hdlType' => 'std_logic',
10946 
                  'width' => 1,
10947 
                },
10948 
                'b' => {
10949 
                  'direction' => 'in',
10950 
                  'hdlType' => 'std_logic',
10951 
                  'width' => 1,
10952 
                },
10953 
                'dout' => {
10954 
                  'direction' => 'out',
10955 
                  'hdlType' => 'std_logic',
10956 
                  'width' => 1,
10957 
                },
10958 
              },
10959 
            },
10960 
            'entityName' => 'xland2',
10961 
          },
10962 
          'register12tv' => {
10963 
            'connections' => {
10964 
              'ce' => 'register12tv_reg_ce',
10965 
              'clk' => 'sysgen_dut_to_register29_clk',
10966 
              'clr' => 'sysgen_dut_to_register29_clr',
10967 
              'i' => 'sysgen_dut_to_register29_data_in',
10968 
              'o' => 'from_register29_data_out',
10969 
            },
10970 
            'entity' => {
10971 
              'attributes' => {
10972 
                'entityAlreadyNetlisted' => 1,
10973 
                'generics' => [
10974 
                  [
10975 
                    'width',
10976 
                    'integer',
10977 
                    1,
10978 
                  ],
10979 
                  [
10980 
                    'init_index',
10981 
                    'integer',
10982 
                    2,
10983 
                  ],
10984 
                  [
10985 
                    'init_value',
10986 
                    'bit_vector',
10987 
                    'b"0"',
10988 
                  ],
10989 
                  [
10990 
                    'latency',
10991 
                    'integer',
10992 
                    1,
10993 
                  ],
10994 
                ],
10995 
              },
10996 
              'entityName' => 'synth_reg_w_init',
10997 
              'ports' => {
10998 
                'ce' => {
10999 
                  'direction' => 'in',
11000 
                  'hdlType' => 'std_logic',
11001 
                  'width' => 1,
11002 
                },
11003 
                'clk' => {
11004 
                  'direction' => 'in',
11005 
                  'hdlType' => 'std_logic',
11006 
                  'width' => 1,
11007 
                },
11008 
                'clr' => {
11009 
                  'direction' => 'in',
11010 
                  'hdlType' => 'std_logic',
11011 
                  'width' => 1,
11012 
                },
11013 
                'i' => {
11014 
                  'direction' => 'in',
11015 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11016 
                  'width' => 1,
11017 
                },
11018 
                'o' => {
11019 
                  'direction' => 'out',
11020 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11021 
                  'width' => 1,
11022 
                },
11023 
              },
11024 
            },
11025 
            'entityName' => 'synth_reg_w_init',
11026 
          },
11027 
          'register12tv_ce_and2_comp' => {
11028 
            'connections' => {
11029 
              'a' => 'sysgen_dut_to_register29_ce',
11030 
              'b' => 'sysgen_dut_to_register29_en',
11031 
              'dout' => 'register12tv_reg_ce',
11032 
            },
11033 
            'entity' => {
11034 
              'attributes' => {
11035 
                'entityAlreadyNetlisted' => 1,
11036 
              },
11037 
              'entityName' => 'xland2',
11038 
              'ports' => {
11039 
                'a' => {
11040 
                  'direction' => 'in',
11041 
                  'hdlType' => 'std_logic',
11042 
                  'width' => 1,
11043 
                },
11044 
                'b' => {
11045 
                  'direction' => 'in',
11046 
                  'hdlType' => 'std_logic',
11047 
                  'width' => 1,
11048 
                },
11049 
                'dout' => {
11050 
                  'direction' => 'out',
11051 
                  'hdlType' => 'std_logic',
11052 
                  'width' => 1,
11053 
                },
11054 
              },
11055 
            },
11056 
            'entityName' => 'xland2',
11057 
          },
11058 
          'register13rd' => {
11059 
            'connections' => {
11060 
              'ce' => 'register13rd_reg_ce',
11061 
              'clk' => 'sysgen_dut_to_register25_clk_x0',
11062 
              'clr' => 'sysgen_dut_to_register25_clr_x0',
11063 
              'i' => 'sysgen_dut_to_register25_data_in_x0',
11064 
              'o' => 'from_register25_data_out',
11065 
            },
11066 
            'entity' => {
11067 
              'attributes' => {
11068 
                'entityAlreadyNetlisted' => 1,
11069 
                'generics' => [
11070 
                  [
11071 
                    'width',
11072 
                    'integer',
11073 
                    32,
11074 
                  ],
11075 
                  [
11076 
                    'init_index',
11077 
                    'integer',
11078 
                    2,
11079 
                  ],
11080 
                  [
11081 
                    'init_value',
11082 
                    'bit_vector',
11083 
                    'b"00000000000000000000000000000000"',
11084 
                  ],
11085 
                  [
11086 
                    'latency',
11087 
                    'integer',
11088 
                    1,
11089 
                  ],
11090 
                ],
11091 
              },
11092 
              'entityName' => 'synth_reg_w_init',
11093 
              'ports' => {
11094 
                'ce' => {
11095 
                  'direction' => 'in',
11096 
                  'hdlType' => 'std_logic',
11097 
                  'width' => 1,
11098 
                },
11099 
                'clk' => {
11100 
                  'direction' => 'in',
11101 
                  'hdlType' => 'std_logic',
11102 
                  'width' => 1,
11103 
                },
11104 
                'clr' => {
11105 
                  'direction' => 'in',
11106 
                  'hdlType' => 'std_logic',
11107 
                  'width' => 1,
11108 
                },
11109 
                'i' => {
11110 
                  'direction' => 'in',
11111 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11112 
                  'width' => 32,
11113 
                },
11114 
                'o' => {
11115 
                  'direction' => 'out',
11116 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11117 
                  'width' => 32,
11118 
                },
11119 
              },
11120 
            },
11121 
            'entityName' => 'synth_reg_w_init',
11122 
          },
11123 
          'register13rd_ce_and2_comp' => {
11124 
            'connections' => {
11125 
              'a' => 'sysgen_dut_to_register25_ce_x0',
11126 
              'b' => 'sysgen_dut_to_register25_en_x0',
11127 
              'dout' => 'register13rd_reg_ce',
11128 
            },
11129 
            'entity' => {
11130 
              'attributes' => {
11131 
                'entityAlreadyNetlisted' => 1,
11132 
              },
11133 
              'entityName' => 'xland2',
11134 
              'ports' => {
11135 
                'a' => {
11136 
                  'direction' => 'in',
11137 
                  'hdlType' => 'std_logic',
11138 
                  'width' => 1,
11139 
                },
11140 
                'b' => {
11141 
                  'direction' => 'in',
11142 
                  'hdlType' => 'std_logic',
11143 
                  'width' => 1,
11144 
                },
11145 
                'dout' => {
11146 
                  'direction' => 'out',
11147 
                  'hdlType' => 'std_logic',
11148 
                  'width' => 1,
11149 
                },
11150 
              },
11151 
            },
11152 
            'entityName' => 'xland2',
11153 
          },
11154 
          'register13rv' => {
11155 
            'connections' => {
11156 
              'ce' => 'register13rv_reg_ce',
11157 
              'clk' => 'sysgen_dut_to_register24_clk_x0',
11158 
              'clr' => 'sysgen_dut_to_register24_clr_x0',
11159 
              'i' => 'sysgen_dut_to_register24_data_in_x0',
11160 
              'o' => 'from_register26_data_out',
11161 
            },
11162 
            'entity' => {
11163 
              'attributes' => {
11164 
                'entityAlreadyNetlisted' => 1,
11165 
                'generics' => [
11166 
                  [
11167 
                    'width',
11168 
                    'integer',
11169 
                    1,
11170 
                  ],
11171 
                  [
11172 
                    'init_index',
11173 
                    'integer',
11174 
                    2,
11175 
                  ],
11176 
                  [
11177 
                    'init_value',
11178 
                    'bit_vector',
11179 
                    'b"0"',
11180 
                  ],
11181 
                  [
11182 
                    'latency',
11183 
                    'integer',
11184 
                    1,
11185 
                  ],
11186 
                ],
11187 
              },
11188 
              'entityName' => 'synth_reg_w_init',
11189 
              'ports' => {
11190 
                'ce' => {
11191 
                  'direction' => 'in',
11192 
                  'hdlType' => 'std_logic',
11193 
                  'width' => 1,
11194 
                },
11195 
                'clk' => {
11196 
                  'direction' => 'in',
11197 
                  'hdlType' => 'std_logic',
11198 
                  'width' => 1,
11199 
                },
11200 
                'clr' => {
11201 
                  'direction' => 'in',
11202 
                  'hdlType' => 'std_logic',
11203 
                  'width' => 1,
11204 
                },
11205 
                'i' => {
11206 
                  'direction' => 'in',
11207 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11208 
                  'width' => 1,
11209 
                },
11210 
                'o' => {
11211 
                  'direction' => 'out',
11212 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11213 
                  'width' => 1,
11214 
                },
11215 
              },
11216 
            },
11217 
            'entityName' => 'synth_reg_w_init',
11218 
          },
11219 
          'register13rv_ce_and2_comp' => {
11220 
            'connections' => {
11221 
              'a' => 'sysgen_dut_to_register24_ce_x0',
11222 
              'b' => 'sysgen_dut_to_register24_en_x0',
11223 
              'dout' => 'register13rv_reg_ce',
11224 
            },
11225 
            'entity' => {
11226 
              'attributes' => {
11227 
                'entityAlreadyNetlisted' => 1,
11228 
              },
11229 
              'entityName' => 'xland2',
11230 
              'ports' => {
11231 
                'a' => {
11232 
                  'direction' => 'in',
11233 
                  'hdlType' => 'std_logic',
11234 
                  'width' => 1,
11235 
                },
11236 
                'b' => {
11237 
                  'direction' => 'in',
11238 
                  'hdlType' => 'std_logic',
11239 
                  'width' => 1,
11240 
                },
11241 
                'dout' => {
11242 
                  'direction' => 'out',
11243 
                  'hdlType' => 'std_logic',
11244 
                  'width' => 1,
11245 
                },
11246 
              },
11247 
            },
11248 
            'entityName' => 'xland2',
11249 
          },
11250 
          'register13td' => {
11251 
            'connections' => {
11252 
              'ce' => 'register13td_reg_ce',
11253 
              'clk' => 'sysgen_dut_to_register32_clk',
11254 
              'clr' => 'sysgen_dut_to_register32_clr',
11255 
              'i' => 'sysgen_dut_to_register32_data_in',
11256 
              'o' => 'from_register30_data_out',
11257 
            },
11258 
            'entity' => {
11259 
              'attributes' => {
11260 
                'entityAlreadyNetlisted' => 1,
11261 
                'generics' => [
11262 
                  [
11263 
                    'width',
11264 
                    'integer',
11265 
                    32,
11266 
                  ],
11267 
                  [
11268 
                    'init_index',
11269 
                    'integer',
11270 
                    2,
11271 
                  ],
11272 
                  [
11273 
                    'init_value',
11274 
                    'bit_vector',
11275 
                    'b"00000000000000000000000000000000"',
11276 
                  ],
11277 
                  [
11278 
                    'latency',
11279 
                    'integer',
11280 
                    1,
11281 
                  ],
11282 
                ],
11283 
              },
11284 
              'entityName' => 'synth_reg_w_init',
11285 
              'ports' => {
11286 
                'ce' => {
11287 
                  'direction' => 'in',
11288 
                  'hdlType' => 'std_logic',
11289 
                  'width' => 1,
11290 
                },
11291 
                'clk' => {
11292 
                  'direction' => 'in',
11293 
                  'hdlType' => 'std_logic',
11294 
                  'width' => 1,
11295 
                },
11296 
                'clr' => {
11297 
                  'direction' => 'in',
11298 
                  'hdlType' => 'std_logic',
11299 
                  'width' => 1,
11300 
                },
11301 
                'i' => {
11302 
                  'direction' => 'in',
11303 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11304 
                  'width' => 32,
11305 
                },
11306 
                'o' => {
11307 
                  'direction' => 'out',
11308 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11309 
                  'width' => 32,
11310 
                },
11311 
              },
11312 
            },
11313 
            'entityName' => 'synth_reg_w_init',
11314 
          },
11315 
          'register13td_ce_and2_comp' => {
11316 
            'connections' => {
11317 
              'a' => 'sysgen_dut_to_register32_ce',
11318 
              'b' => 'sysgen_dut_to_register32_en',
11319 
              'dout' => 'register13td_reg_ce',
11320 
            },
11321 
            'entity' => {
11322 
              'attributes' => {
11323 
                'entityAlreadyNetlisted' => 1,
11324 
              },
11325 
              'entityName' => 'xland2',
11326 
              'ports' => {
11327 
                'a' => {
11328 
                  'direction' => 'in',
11329 
                  'hdlType' => 'std_logic',
11330 
                  'width' => 1,
11331 
                },
11332 
                'b' => {
11333 
                  'direction' => 'in',
11334 
                  'hdlType' => 'std_logic',
11335 
                  'width' => 1,
11336 
                },
11337 
                'dout' => {
11338 
                  'direction' => 'out',
11339 
                  'hdlType' => 'std_logic',
11340 
                  'width' => 1,
11341 
                },
11342 
              },
11343 
            },
11344 
            'entityName' => 'xland2',
11345 
          },
11346 
          'register13tv' => {
11347 
            'connections' => {
11348 
              'ce' => 'register13tv_reg_ce',
11349 
              'clk' => 'sysgen_dut_to_register31_clk',
11350 
              'clr' => 'sysgen_dut_to_register31_clr',
11351 
              'i' => 'sysgen_dut_to_register31_data_in',
11352 
              'o' => 'from_register31_data_out',
11353 
            },
11354 
            'entity' => {
11355 
              'attributes' => {
11356 
                'entityAlreadyNetlisted' => 1,
11357 
                'generics' => [
11358 
                  [
11359 
                    'width',
11360 
                    'integer',
11361 
                    1,
11362 
                  ],
11363 
                  [
11364 
                    'init_index',
11365 
                    'integer',
11366 
                    2,
11367 
                  ],
11368 
                  [
11369 
                    'init_value',
11370 
                    'bit_vector',
11371 
                    'b"0"',
11372 
                  ],
11373 
                  [
11374 
                    'latency',
11375 
                    'integer',
11376 
                    1,
11377 
                  ],
11378 
                ],
11379 
              },
11380 
              'entityName' => 'synth_reg_w_init',
11381 
              'ports' => {
11382 
                'ce' => {
11383 
                  'direction' => 'in',
11384 
                  'hdlType' => 'std_logic',
11385 
                  'width' => 1,
11386 
                },
11387 
                'clk' => {
11388 
                  'direction' => 'in',
11389 
                  'hdlType' => 'std_logic',
11390 
                  'width' => 1,
11391 
                },
11392 
                'clr' => {
11393 
                  'direction' => 'in',
11394 
                  'hdlType' => 'std_logic',
11395 
                  'width' => 1,
11396 
                },
11397 
                'i' => {
11398 
                  'direction' => 'in',
11399 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11400 
                  'width' => 1,
11401 
                },
11402 
                'o' => {
11403 
                  'direction' => 'out',
11404 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11405 
                  'width' => 1,
11406 
                },
11407 
              },
11408 
            },
11409 
            'entityName' => 'synth_reg_w_init',
11410 
          },
11411 
          'register13tv_ce_and2_comp' => {
11412 
            'connections' => {
11413 
              'a' => 'sysgen_dut_to_register31_ce',
11414 
              'b' => 'sysgen_dut_to_register31_en',
11415 
              'dout' => 'register13tv_reg_ce',
11416 
            },
11417 
            'entity' => {
11418 
              'attributes' => {
11419 
                'entityAlreadyNetlisted' => 1,
11420 
              },
11421 
              'entityName' => 'xland2',
11422 
              'ports' => {
11423 
                'a' => {
11424 
                  'direction' => 'in',
11425 
                  'hdlType' => 'std_logic',
11426 
                  'width' => 1,
11427 
                },
11428 
                'b' => {
11429 
                  'direction' => 'in',
11430 
                  'hdlType' => 'std_logic',
11431 
                  'width' => 1,
11432 
                },
11433 
                'dout' => {
11434 
                  'direction' => 'out',
11435 
                  'hdlType' => 'std_logic',
11436 
                  'width' => 1,
11437 
                },
11438 
              },
11439 
            },
11440 
            'entityName' => 'xland2',
11441 
          },
11442 
          'register14rd' => {
11443 
            'connections' => {
11444 
              'ce' => 'register14rd_reg_ce',
11445 
              'clk' => 'sysgen_dut_to_register27_clk_x0',
11446 
              'clr' => 'sysgen_dut_to_register27_clr_x0',
11447 
              'i' => 'sysgen_dut_to_register27_data_in_x0',
11448 
              'o' => 'from_register27_data_out',
11449 
            },
11450 
            'entity' => {
11451 
              'attributes' => {
11452 
                'entityAlreadyNetlisted' => 1,
11453 
                'generics' => [
11454 
                  [
11455 
                    'width',
11456 
                    'integer',
11457 
                    32,
11458 
                  ],
11459 
                  [
11460 
                    'init_index',
11461 
                    'integer',
11462 
                    2,
11463 
                  ],
11464 
                  [
11465 
                    'init_value',
11466 
                    'bit_vector',
11467 
                    'b"00000000000000000000000000000000"',
11468 
                  ],
11469 
                  [
11470 
                    'latency',
11471 
                    'integer',
11472 
                    1,
11473 
                  ],
11474 
                ],
11475 
              },
11476 
              'entityName' => 'synth_reg_w_init',
11477 
              'ports' => {
11478 
                'ce' => {
11479 
                  'direction' => 'in',
11480 
                  'hdlType' => 'std_logic',
11481 
                  'width' => 1,
11482 
                },
11483 
                'clk' => {
11484 
                  'direction' => 'in',
11485 
                  'hdlType' => 'std_logic',
11486 
                  'width' => 1,
11487 
                },
11488 
                'clr' => {
11489 
                  'direction' => 'in',
11490 
                  'hdlType' => 'std_logic',
11491 
                  'width' => 1,
11492 
                },
11493 
                'i' => {
11494 
                  'direction' => 'in',
11495 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11496 
                  'width' => 32,
11497 
                },
11498 
                'o' => {
11499 
                  'direction' => 'out',
11500 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11501 
                  'width' => 32,
11502 
                },
11503 
              },
11504 
            },
11505 
            'entityName' => 'synth_reg_w_init',
11506 
          },
11507 
          'register14rd_ce_and2_comp' => {
11508 
            'connections' => {
11509 
              'a' => 'sysgen_dut_to_register27_ce_x0',
11510 
              'b' => 'sysgen_dut_to_register27_en_x0',
11511 
              'dout' => 'register14rd_reg_ce',
11512 
            },
11513 
            'entity' => {
11514 
              'attributes' => {
11515 
                'entityAlreadyNetlisted' => 1,
11516 
              },
11517 
              'entityName' => 'xland2',
11518 
              'ports' => {
11519 
                'a' => {
11520 
                  'direction' => 'in',
11521 
                  'hdlType' => 'std_logic',
11522 
                  'width' => 1,
11523 
                },
11524 
                'b' => {
11525 
                  'direction' => 'in',
11526 
                  'hdlType' => 'std_logic',
11527 
                  'width' => 1,
11528 
                },
11529 
                'dout' => {
11530 
                  'direction' => 'out',
11531 
                  'hdlType' => 'std_logic',
11532 
                  'width' => 1,
11533 
                },
11534 
              },
11535 
            },
11536 
            'entityName' => 'xland2',
11537 
          },
11538 
          'register14rv' => {
11539 
            'connections' => {
11540 
              'ce' => 'register14rv_reg_ce',
11541 
              'clk' => 'sysgen_dut_to_register26_clk_x0',
11542 
              'clr' => 'sysgen_dut_to_register26_clr_x0',
11543 
              'i' => 'sysgen_dut_to_register26_data_in_x0',
11544 
              'o' => 'from_register28_data_out',
11545 
            },
11546 
            'entity' => {
11547 
              'attributes' => {
11548 
                'entityAlreadyNetlisted' => 1,
11549 
                'generics' => [
11550 
                  [
11551 
                    'width',
11552 
                    'integer',
11553 
                    1,
11554 
                  ],
11555 
                  [
11556 
                    'init_index',
11557 
                    'integer',
11558 
                    2,
11559 
                  ],
11560 
                  [
11561 
                    'init_value',
11562 
                    'bit_vector',
11563 
                    'b"0"',
11564 
                  ],
11565 
                  [
11566 
                    'latency',
11567 
                    'integer',
11568 
                    1,
11569 
                  ],
11570 
                ],
11571 
              },
11572 
              'entityName' => 'synth_reg_w_init',
11573 
              'ports' => {
11574 
                'ce' => {
11575 
                  'direction' => 'in',
11576 
                  'hdlType' => 'std_logic',
11577 
                  'width' => 1,
11578 
                },
11579 
                'clk' => {
11580 
                  'direction' => 'in',
11581 
                  'hdlType' => 'std_logic',
11582 
                  'width' => 1,
11583 
                },
11584 
                'clr' => {
11585 
                  'direction' => 'in',
11586 
                  'hdlType' => 'std_logic',
11587 
                  'width' => 1,
11588 
                },
11589 
                'i' => {
11590 
                  'direction' => 'in',
11591 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11592 
                  'width' => 1,
11593 
                },
11594 
                'o' => {
11595 
                  'direction' => 'out',
11596 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11597 
                  'width' => 1,
11598 
                },
11599 
              },
11600 
            },
11601 
            'entityName' => 'synth_reg_w_init',
11602 
          },
11603 
          'register14rv_ce_and2_comp' => {
11604 
            'connections' => {
11605 
              'a' => 'sysgen_dut_to_register26_ce_x0',
11606 
              'b' => 'sysgen_dut_to_register26_en_x0',
11607 
              'dout' => 'register14rv_reg_ce',
11608 
            },
11609 
            'entity' => {
11610 
              'attributes' => {
11611 
                'entityAlreadyNetlisted' => 1,
11612 
              },
11613 
              'entityName' => 'xland2',
11614 
              'ports' => {
11615 
                'a' => {
11616 
                  'direction' => 'in',
11617 
                  'hdlType' => 'std_logic',
11618 
                  'width' => 1,
11619 
                },
11620 
                'b' => {
11621 
                  'direction' => 'in',
11622 
                  'hdlType' => 'std_logic',
11623 
                  'width' => 1,
11624 
                },
11625 
                'dout' => {
11626 
                  'direction' => 'out',
11627 
                  'hdlType' => 'std_logic',
11628 
                  'width' => 1,
11629 
                },
11630 
              },
11631 
            },
11632 
            'entityName' => 'xland2',
11633 
          },
11634 
          'register14td' => {
11635 
            'connections' => {
11636 
              'ce' => 'register14td_reg_ce',
11637 
              'clk' => 'sysgen_dut_to_register34_clk',
11638 
              'clr' => 'sysgen_dut_to_register34_clr',
11639 
              'i' => 'sysgen_dut_to_register34_data_in',
11640 
              'o' => 'from_register32_data_out',
11641 
            },
11642 
            'entity' => {
11643 
              'attributes' => {
11644 
                'entityAlreadyNetlisted' => 1,
11645 
                'generics' => [
11646 
                  [
11647 
                    'width',
11648 
                    'integer',
11649 
                    32,
11650 
                  ],
11651 
                  [
11652 
                    'init_index',
11653 
                    'integer',
11654 
                    2,
11655 
                  ],
11656 
                  [
11657 
                    'init_value',
11658 
                    'bit_vector',
11659 
                    'b"00000000000000000000000000000000"',
11660 
                  ],
11661 
                  [
11662 
                    'latency',
11663 
                    'integer',
11664 
                    1,
11665 
                  ],
11666 
                ],
11667 
              },
11668 
              'entityName' => 'synth_reg_w_init',
11669 
              'ports' => {
11670 
                'ce' => {
11671 
                  'direction' => 'in',
11672 
                  'hdlType' => 'std_logic',
11673 
                  'width' => 1,
11674 
                },
11675 
                'clk' => {
11676 
                  'direction' => 'in',
11677 
                  'hdlType' => 'std_logic',
11678 
                  'width' => 1,
11679 
                },
11680 
                'clr' => {
11681 
                  'direction' => 'in',
11682 
                  'hdlType' => 'std_logic',
11683 
                  'width' => 1,
11684 
                },
11685 
                'i' => {
11686 
                  'direction' => 'in',
11687 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11688 
                  'width' => 32,
11689 
                },
11690 
                'o' => {
11691 
                  'direction' => 'out',
11692 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
11693 
                  'width' => 32,
11694 
                },
11695 
              },
11696 
            },
11697 
            'entityName' => 'synth_reg_w_init',
11698 
          },
11699 
          'register14td_ce_and2_comp' => {
11700 
            'connections' => {
11701 
              'a' => 'sysgen_dut_to_register34_ce',
11702 
              'b' => 'sysgen_dut_to_register34_en',
11703 
              'dout' => 'register14td_reg_ce',
11704 
            },
11705 
            'entity' => {
11706 
              'attributes' => {
11707 
                'entityAlreadyNetlisted' => 1,
11708 
              },
11709 
              'entityName' => 'xland2',
11710 
              'ports' => {
11711 
                'a' => {
11712 
                  'direction' => 'in',
11713 
                  'hdlType' => 'std_logic',
11714 
                  'width' => 1,
11715 
                },
11716 
                'b' => {
11717 
                  'direction' => 'in',
11718 
                  'hdlType' => 'std_logic',
11719 
                  'width' => 1,
11720 
                },
11721 
                'dout' => {
11722 
                  'direction' => 'out',
11723 
                  'hdlType' => 'std_logic',
11724 
                  'width' => 1,
11725 
                },
11726 
              },
11727 
            },
11728 
            'entityName' => 'xland2',
11729 
          },
11730 
          'register14tv' => {
11731 
            'connections' => {
11732 
              'ce' => 'register14tv_reg_ce',
11733 
              'clk' => 'sysgen_dut_to_register33_clk',
11734 
              'clr' => 'sysgen_dut_to_register33_clr',
11735 
              'i' => 'sysgen_dut_to_register33_data_in',
11736 
              'o' => 'from_register33_data_out',
11737 
            },
11738 
            'entity' => {
11739 
              'attributes' => {
11740 
                'entityAlreadyNetlisted' => 1,
11741 
                'generics' => [
11742 
                  [
11743 
                    'width',
11744 
                    'integer',
11745 
                    1,
11746 
                  ],
11747 
                  [
11748 
                    'init_index',
11749 
                    'integer',
11750 
                    2,
11751 
                  ],
11752 
                  [
11753 
                    'init_value',
11754 
                    'bit_vector',
11755 
                    'b"0"',
11756 
                  ],
11757 
                  [
11758 
                    'latency',
11759 
                    'integer',
11760 
                    1,
11761 
                  ],
11762 
                ],
11763 
              },
11764 
              'entityName' => 'synth_reg_w_init',
11765 
              'ports' => {
11766 
                'ce' => {
11767 
                  'direction' => 'in',
11768 
                  'hdlType' => 'std_logic',
11769 
                  'width' => 1,
11770 
                },
11771 
                'clk' => {
11772 
                  'direction' => 'in',
11773 
                  'hdlType' => 'std_logic',
11774 
                  'width' => 1,
11775 
                },
11776 
                'clr' => {
11777 
                  'direction' => 'in',
11778 
                  'hdlType' => 'std_logic',
11779 
                  'width' => 1,
11780 
                },
11781 
                'i' => {
11782 
                  'direction' => 'in',
11783 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11784 
                  'width' => 1,
11785 
                },
11786 
                'o' => {
11787 
                  'direction' => 'out',
11788 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
11789 
                  'width' => 1,
11790 
                },
11791 
              },
11792 
            },
11793 
            'entityName' => 'synth_reg_w_init',
11794 
          },
11795 
          'register14tv_ce_and2_comp' => {
11796 
            'connections' => {
11797 
              'a' => 'sysgen_dut_to_register33_ce',
11798 
              'b' => 'sysgen_dut_to_register33_en',
11799 
              'dout' => 'register14tv_reg_ce',
11800 
            },
11801 
            'entity' => {
11802 
              'attributes' => {
11803 
                'entityAlreadyNetlisted' => 1,
11804 
              },
11805 
              'entityName' => 'xland2',
11806 
              'ports' => {
11807 
                'a' => {
11808 
                  'direction' => 'in',
11809 
                  'hdlType' => 'std_logic',
11810 
                  'width' => 1,
11811 
                },
11812 
                'b' => {
11813 
                  'direction' => 'in',
11814 
                  'hdlType' => 'std_logic',
11815 
                  'width' => 1,
11816 
                },
11817 
                'dout' => {
11818 
                  'direction' => 'out',
11819 
                  'hdlType' => 'std_logic',
11820 
                  'width' => 1,
11821 
                },
11822 
              },
11823 
            },
11824 
            'entityName' => 'xland2',
11825 
          },
11826 
          'top_level_0' => {
11827 
            'connections' => {
11828 
              'ce' => 'x',
11829 
              'clk' => 'x_x0',
11830 
              'debug_in_1i' => 'x_x1',
11831 
              'debug_in_2i' => 'x_x2',
11832 
              'debug_in_3i' => 'x_x3',
11833 
              'debug_in_4i' => 'x_x4',
11834 
              'dma_host2board_busy' => 'x_x5',
11835 
              'dma_host2board_done' => 'x_x6',
11836 
              'from_register10_data_out' => 'from_register10_data_out',
11837 
              'from_register11_data_out' => 'from_register11_data_out',
11838 
              'from_register12_data_out' => 'from_register12_data_out',
11839 
              'from_register13_data_out' => 'from_register13_data_out',
11840 
              'from_register14_data_out' => 'from_register14_data_out',
11841 
              'from_register15_data_out' => 'from_register15_data_out',
11842 
              'from_register16_data_out' => 'from_register16_data_out',
11843 
              'from_register17_data_out' => 'from_register17_data_out',
11844 
              'from_register18_data_out' => 'from_register18_data_out',
11845 
              'from_register19_data_out' => 'from_register19_data_out',
11846 
              'from_register1_data_out' => 'from_register1_data_out',
11847 
              'from_register20_data_out' => 'from_register20_data_out',
11848 
              'from_register21_data_out' => 'from_register21_data_out',
11849 
              'from_register22_data_out' => 'from_register22_data_out',
11850 
              'from_register23_data_out' => 'from_register23_data_out',
11851 
              'from_register24_data_out' => 'from_register24_data_out',
11852 
              'from_register25_data_out' => 'from_register25_data_out',
11853 
              'from_register26_data_out' => 'from_register26_data_out',
11854 
              'from_register27_data_out' => 'from_register27_data_out',
11855 
              'from_register28_data_out' => 'from_register28_data_out',
11856 
              'from_register2_data_out' => 'from_register2_data_out',
11857 
              'from_register3_data_out' => 'from_register3_data_out',
11858 
              'from_register4_data_out' => 'from_register4_data_out',
11859 
              'from_register5_data_out' => 'from_register5_data_out',
11860 
              'from_register6_data_out' => 'from_register6_data_out',
11861 
              'from_register7_data_out' => 'from_register7_data_out',
11862 
              'from_register8_data_out' => 'from_register8_data_out',
11863 
              'from_register9_data_out' => 'from_register9_data_out',
11864 
              'reg01_rd' => 'x_x7',
11865 
              'reg01_rv' => 'x_x8',
11866 
              'reg01_td' => 'x_x9',
11867 
              'reg01_tv' => 'x_x10',
11868 
              'reg02_rd' => 'x_x11',
11869 
              'reg02_rv' => 'x_x12',
11870 
              'reg02_td' => 'x_x13',
11871 
              'reg02_tv' => 'x_x14',
11872 
              'reg03_rd' => 'x_x15',
11873 
              'reg03_rv' => 'x_x16',
11874 
              'reg03_td' => 'x_x17',
11875 
              'reg03_tv' => 'x_x18',
11876 
              'reg04_rd' => 'x_x19',
11877 
              'reg04_rv' => 'x_x20',
11878 
              'reg04_td' => 'x_x21',
11879 
              'reg04_tv' => 'x_x22',
11880 
              'reg05_rd' => 'x_x23',
11881 
              'reg05_rv' => 'x_x24',
11882 
              'reg05_td' => 'x_x25',
11883 
              'reg05_tv' => 'x_x26',
11884 
              'reg06_rd' => 'x_x27',
11885 
              'reg06_rv' => 'x_x28',
11886 
              'reg06_td' => 'x_x29',
11887 
              'reg06_tv' => 'x_x30',
11888 
              'reg07_rd' => 'x_x31',
11889 
              'reg07_rv' => 'x_x32',
11890 
              'reg07_td' => 'x_x33',
11891 
              'reg07_tv' => 'x_x34',
11892 
              'reg08_rd' => 'x_x35',
11893 
              'reg08_rv' => 'x_x36',
11894 
              'reg08_td' => 'x_x37',
11895 
              'reg08_tv' => 'x_x38',
11896 
              'reg09_rd' => 'x_x39',
11897 
              'reg09_rv' => 'x_x40',
11898 
              'reg09_td' => 'x_x41',
11899 
              'reg09_tv' => 'x_x42',
11900 
              'reg10_rd' => 'x_x43',
11901 
              'reg10_rv' => 'x_x44',
11902 
              'reg10_td' => 'x_x45',
11903 
              'reg10_tv' => 'x_x46',
11904 
              'reg11_rd' => 'x_x47',
11905 
              'reg11_rv' => 'x_x48',
11906 
              'reg11_td' => 'x_x49',
11907 
              'reg11_tv' => 'x_x50',
11908 
              'reg12_rd' => 'x_x51',
11909 
              'reg12_rv' => 'x_x52',
11910 
              'reg12_td' => 'x_x53',
11911 
              'reg12_tv' => 'x_x54',
11912 
              'reg13_rd' => 'x_x55',
11913 
              'reg13_rv' => 'x_x56',
11914 
              'reg13_td' => 'x_x57',
11915 
              'reg13_tv' => 'x_x58',
11916 
              'reg14_rd' => 'x_x59',
11917 
              'reg14_rv' => 'x_x60',
11918 
              'reg14_td' => 'x_x61',
11919 
              'reg14_tv' => 'x_x62',
11920 
              'to_register10_ce' => 'sysgen_dut_to_register10_ce',
11921 
              'to_register10_clk' => 'sysgen_dut_to_register10_clk',
11922 
              'to_register10_clr' => 'sysgen_dut_to_register10_clr',
11923 
              'to_register10_data_in' => 'sysgen_dut_to_register10_data_in',
11924 
              'to_register10_dout' => 'from_register10_data_out_x0',
11925 
              'to_register10_en' => 'sysgen_dut_to_register10_en',
11926 
              'to_register11_ce' => 'sysgen_dut_to_register11_ce',
11927 
              'to_register11_clk' => 'sysgen_dut_to_register11_clk',
11928 
              'to_register11_clr' => 'sysgen_dut_to_register11_clr',
11929 
              'to_register11_data_in' => 'sysgen_dut_to_register11_data_in',
11930 
              'to_register11_dout' => 'from_register9_data_out_x0',
11931 
              'to_register11_en' => 'sysgen_dut_to_register11_en',
11932 
              'to_register12_ce' => 'sysgen_dut_to_register12_ce',
11933 
              'to_register12_clk' => 'sysgen_dut_to_register12_clk',
11934 
              'to_register12_clr' => 'sysgen_dut_to_register12_clr',
11935 
              'to_register12_data_in' => 'sysgen_dut_to_register12_data_in',
11936 
              'to_register12_dout' => 'from_register12_data_out_x0',
11937 
              'to_register12_en' => 'sysgen_dut_to_register12_en',
11938 
              'to_register13_ce' => 'sysgen_dut_to_register13_ce',
11939 
              'to_register13_clk' => 'sysgen_dut_to_register13_clk',
11940 
              'to_register13_clr' => 'sysgen_dut_to_register13_clr',
11941 
              'to_register13_data_in' => 'sysgen_dut_to_register13_data_in',
11942 
              'to_register13_dout' => 'from_register11_data_out_x0',
11943 
              'to_register13_en' => 'sysgen_dut_to_register13_en',
11944 
              'to_register14_ce' => 'sysgen_dut_to_register14_ce',
11945 
              'to_register14_clk' => 'sysgen_dut_to_register14_clk',
11946 
              'to_register14_clr' => 'sysgen_dut_to_register14_clr',
11947 
              'to_register14_data_in' => 'sysgen_dut_to_register14_data_in',
11948 
              'to_register14_dout' => 'from_register14_data_out_x0',
11949 
              'to_register14_en' => 'sysgen_dut_to_register14_en',
11950 
              'to_register15_ce' => 'sysgen_dut_to_register15_ce',
11951 
              'to_register15_clk' => 'sysgen_dut_to_register15_clk',
11952 
              'to_register15_clr' => 'sysgen_dut_to_register15_clr',
11953 
              'to_register15_data_in' => 'sysgen_dut_to_register15_data_in',
11954 
              'to_register15_dout' => 'from_register13_data_out_x0',
11955 
              'to_register15_en' => 'sysgen_dut_to_register15_en',
11956 
              'to_register16_ce' => 'sysgen_dut_to_register16_ce',
11957 
              'to_register16_clk' => 'sysgen_dut_to_register16_clk',
11958 
              'to_register16_clr' => 'sysgen_dut_to_register16_clr',
11959 
              'to_register16_data_in' => 'sysgen_dut_to_register16_data_in',
11960 
              'to_register16_dout' => 'from_register18_data_out_x0',
11961 
              'to_register16_en' => 'sysgen_dut_to_register16_en',
11962 
              'to_register17_ce' => 'sysgen_dut_to_register17_ce',
11963 
              'to_register17_clk' => 'sysgen_dut_to_register17_clk',
11964 
              'to_register17_clr' => 'sysgen_dut_to_register17_clr',
11965 
              'to_register17_data_in' => 'sysgen_dut_to_register17_data_in',
11966 
              'to_register17_dout' => 'from_register17_data_out_x0',
11967 
              'to_register17_en' => 'sysgen_dut_to_register17_en',
11968 
              'to_register18_ce' => 'sysgen_dut_to_register18_ce',
11969 
              'to_register18_clk' => 'sysgen_dut_to_register18_clk',
11970 
              'to_register18_clr' => 'sysgen_dut_to_register18_clr',
11971 
              'to_register18_data_in' => 'sysgen_dut_to_register18_data_in',
11972 
              'to_register18_dout' => 'from_register16_data_out_x0',
11973 
              'to_register18_en' => 'sysgen_dut_to_register18_en',
11974 
              'to_register19_ce' => 'sysgen_dut_to_register19_ce',
11975 
              'to_register19_clk' => 'sysgen_dut_to_register19_clk',
11976 
              'to_register19_clr' => 'sysgen_dut_to_register19_clr',
11977 
              'to_register19_data_in' => 'sysgen_dut_to_register19_data_in',
11978 
              'to_register19_dout' => 'from_register15_data_out_x0',
11979 
              'to_register19_en' => 'sysgen_dut_to_register19_en',
11980 
              'to_register1_ce' => 'sysgen_dut_to_register1_ce',
11981 
              'to_register1_clk' => 'sysgen_dut_to_register1_clk',
11982 
              'to_register1_clr' => 'sysgen_dut_to_register1_clr',
11983 
              'to_register1_data_in' => 'sysgen_dut_to_register1_data_in',
11984 
              'to_register1_dout' => 'from_register1_data_out_x0',
11985 
              'to_register1_en' => 'sysgen_dut_to_register1_en',
11986 
              'to_register20_ce' => 'sysgen_dut_to_register20_ce',
11987 
              'to_register20_clk' => 'sysgen_dut_to_register20_clk',
11988 
              'to_register20_clr' => 'sysgen_dut_to_register20_clr',
11989 
              'to_register20_data_in' => 'sysgen_dut_to_register20_data_in',
11990 
              'to_register20_dout' => 'from_register19_data_out_x0',
11991 
              'to_register20_en' => 'sysgen_dut_to_register20_en',
11992 
              'to_register21_ce' => 'sysgen_dut_to_register21_ce',
11993 
              'to_register21_clk' => 'sysgen_dut_to_register21_clk',
11994 
              'to_register21_clr' => 'sysgen_dut_to_register21_clr',
11995 
              'to_register21_data_in' => 'sysgen_dut_to_register21_data_in',
11996 
              'to_register21_dout' => 'from_register23_data_out_x0',
11997 
              'to_register21_en' => 'sysgen_dut_to_register21_en',
11998 
              'to_register22_ce' => 'sysgen_dut_to_register22_ce',
11999 
              'to_register22_clk' => 'sysgen_dut_to_register22_clk',
12000 
              'to_register22_clr' => 'sysgen_dut_to_register22_clr',
12001 
              'to_register22_data_in' => 'sysgen_dut_to_register22_data_in',
12002 
              'to_register22_dout' => 'from_register22_data_out_x0',
12003 
              'to_register22_en' => 'sysgen_dut_to_register22_en',
12004 
              'to_register23_ce' => 'sysgen_dut_to_register23_ce',
12005 
              'to_register23_clk' => 'sysgen_dut_to_register23_clk',
12006 
              'to_register23_clr' => 'sysgen_dut_to_register23_clr',
12007 
              'to_register23_data_in' => 'sysgen_dut_to_register23_data_in',
12008 
              'to_register23_dout' => 'from_register25_data_out_x0',
12009 
              'to_register23_en' => 'sysgen_dut_to_register23_en',
12010 
              'to_register24_ce' => 'sysgen_dut_to_register24_ce',
12011 
              'to_register24_clk' => 'sysgen_dut_to_register24_clk',
12012 
              'to_register24_clr' => 'sysgen_dut_to_register24_clr',
12013 
              'to_register24_data_in' => 'sysgen_dut_to_register24_data_in',
12014 
              'to_register24_dout' => 'from_register24_data_out_x0',
12015 
              'to_register24_en' => 'sysgen_dut_to_register24_en',
12016 
              'to_register25_ce' => 'sysgen_dut_to_register25_ce',
12017 
              'to_register25_clk' => 'sysgen_dut_to_register25_clk',
12018 
              'to_register25_clr' => 'sysgen_dut_to_register25_clr',
12019 
              'to_register25_data_in' => 'sysgen_dut_to_register25_data_in',
12020 
              'to_register25_dout' => 'from_register21_data_out_x0',
12021 
              'to_register25_en' => 'sysgen_dut_to_register25_en',
12022 
              'to_register26_ce' => 'sysgen_dut_to_register26_ce',
12023 
              'to_register26_clk' => 'sysgen_dut_to_register26_clk',
12024 
              'to_register26_clr' => 'sysgen_dut_to_register26_clr',
12025 
              'to_register26_data_in' => 'sysgen_dut_to_register26_data_in',
12026 
              'to_register26_dout' => 'from_register20_data_out_x0',
12027 
              'to_register26_en' => 'sysgen_dut_to_register26_en',
12028 
              'to_register27_ce' => 'sysgen_dut_to_register27_ce',
12029 
              'to_register27_clk' => 'sysgen_dut_to_register27_clk',
12030 
              'to_register27_clr' => 'sysgen_dut_to_register27_clr',
12031 
              'to_register27_data_in' => 'sysgen_dut_to_register27_data_in',
12032 
              'to_register27_dout' => 'from_register27_data_out_x0',
12033 
              'to_register27_en' => 'sysgen_dut_to_register27_en',
12034 
              'to_register28_ce' => 'sysgen_dut_to_register28_ce',
12035 
              'to_register28_clk' => 'sysgen_dut_to_register28_clk',
12036 
              'to_register28_clr' => 'sysgen_dut_to_register28_clr',
12037 
              'to_register28_data_in' => 'sysgen_dut_to_register28_data_in',
12038 
              'to_register28_dout' => 'from_register26_data_out_x0',
12039 
              'to_register28_en' => 'sysgen_dut_to_register28_en',
12040 
              'to_register29_ce' => 'sysgen_dut_to_register29_ce',
12041 
              'to_register29_clk' => 'sysgen_dut_to_register29_clk',
12042 
              'to_register29_clr' => 'sysgen_dut_to_register29_clr',
12043 
              'to_register29_data_in' => 'sysgen_dut_to_register29_data_in',
12044 
              'to_register29_dout' => 'from_register29_data_out',
12045 
              'to_register29_en' => 'sysgen_dut_to_register29_en',
12046 
              'to_register2_ce' => 'sysgen_dut_to_register2_ce',
12047 
              'to_register2_clk' => 'sysgen_dut_to_register2_clk',
12048 
              'to_register2_clr' => 'sysgen_dut_to_register2_clr',
12049 
              'to_register2_data_in' => 'sysgen_dut_to_register2_data_in',
12050 
              'to_register2_dout' => 'from_register2_data_out_x0',
12051 
              'to_register2_en' => 'sysgen_dut_to_register2_en',
12052 
              'to_register30_ce' => 'sysgen_dut_to_register30_ce',
12053 
              'to_register30_clk' => 'sysgen_dut_to_register30_clk',
12054 
              'to_register30_clr' => 'sysgen_dut_to_register30_clr',
12055 
              'to_register30_data_in' => 'sysgen_dut_to_register30_data_in',
12056 
              'to_register30_dout' => 'from_register28_data_out_x0',
12057 
              'to_register30_en' => 'sysgen_dut_to_register30_en',
12058 
              'to_register31_ce' => 'sysgen_dut_to_register31_ce',
12059 
              'to_register31_clk' => 'sysgen_dut_to_register31_clk',
12060 
              'to_register31_clr' => 'sysgen_dut_to_register31_clr',
12061 
              'to_register31_data_in' => 'sysgen_dut_to_register31_data_in',
12062 
              'to_register31_dout' => 'from_register31_data_out',
12063 
              'to_register31_en' => 'sysgen_dut_to_register31_en',
12064 
              'to_register32_ce' => 'sysgen_dut_to_register32_ce',
12065 
              'to_register32_clk' => 'sysgen_dut_to_register32_clk',
12066 
              'to_register32_clr' => 'sysgen_dut_to_register32_clr',
12067 
              'to_register32_data_in' => 'sysgen_dut_to_register32_data_in',
12068 
              'to_register32_dout' => 'from_register30_data_out',
12069 
              'to_register32_en' => 'sysgen_dut_to_register32_en',
12070 
              'to_register33_ce' => 'sysgen_dut_to_register33_ce',
12071 
              'to_register33_clk' => 'sysgen_dut_to_register33_clk',
12072 
              'to_register33_clr' => 'sysgen_dut_to_register33_clr',
12073 
              'to_register33_data_in' => 'sysgen_dut_to_register33_data_in',
12074 
              'to_register33_dout' => 'from_register33_data_out',
12075 
              'to_register33_en' => 'sysgen_dut_to_register33_en',
12076 
              'to_register34_ce' => 'sysgen_dut_to_register34_ce',
12077 
              'to_register34_clk' => 'sysgen_dut_to_register34_clk',
12078 
              'to_register34_clr' => 'sysgen_dut_to_register34_clr',
12079 
              'to_register34_data_in' => 'sysgen_dut_to_register34_data_in',
12080 
              'to_register34_dout' => 'from_register32_data_out',
12081 
              'to_register34_en' => 'sysgen_dut_to_register34_en',
12082 
              'to_register3_ce' => 'sysgen_dut_to_register3_ce',
12083 
              'to_register3_clk' => 'sysgen_dut_to_register3_clk',
12084 
              'to_register3_clr' => 'sysgen_dut_to_register3_clr',
12085 
              'to_register3_data_in' => 'sysgen_dut_to_register3_data_in',
12086 
              'to_register3_dout' => 'from_register4_data_out_x0',
12087 
              'to_register3_en' => 'sysgen_dut_to_register3_en',
12088 
              'to_register4_ce' => 'sysgen_dut_to_register4_ce',
12089 
              'to_register4_clk' => 'sysgen_dut_to_register4_clk',
12090 
              'to_register4_clr' => 'sysgen_dut_to_register4_clr',
12091 
              'to_register4_data_in' => 'sysgen_dut_to_register4_data_in',
12092 
              'to_register4_dout' => 'from_register6_data_out_x0',
12093 
              'to_register4_en' => 'sysgen_dut_to_register4_en',
12094 
              'to_register5_ce' => 'sysgen_dut_to_register5_ce',
12095 
              'to_register5_clk' => 'sysgen_dut_to_register5_clk',
12096 
              'to_register5_clr' => 'sysgen_dut_to_register5_clr',
12097 
              'to_register5_data_in' => 'sysgen_dut_to_register5_data_in',
12098 
              'to_register5_dout' => 'from_register5_data_out_x0',
12099 
              'to_register5_en' => 'sysgen_dut_to_register5_en',
12100 
              'to_register6_ce' => 'sysgen_dut_to_register6_ce',
12101 
              'to_register6_clk' => 'sysgen_dut_to_register6_clk',
12102 
              'to_register6_clr' => 'sysgen_dut_to_register6_clr',
12103 
              'to_register6_data_in' => 'sysgen_dut_to_register6_data_in',
12104 
              'to_register6_dout' => 'from_register_data_out',
12105 
              'to_register6_en' => 'sysgen_dut_to_register6_en',
12106 
              'to_register7_ce' => 'sysgen_dut_to_register7_ce',
12107 
              'to_register7_clk' => 'sysgen_dut_to_register7_clk',
12108 
              'to_register7_clr' => 'sysgen_dut_to_register7_clr',
12109 
              'to_register7_data_in' => 'sysgen_dut_to_register7_data_in',
12110 
              'to_register7_dout' => 'from_register3_data_out_x0',
12111 
              'to_register7_en' => 'sysgen_dut_to_register7_en',
12112 
              'to_register8_ce' => 'sysgen_dut_to_register8_ce',
12113 
              'to_register8_clk' => 'sysgen_dut_to_register8_clk',
12114 
              'to_register8_clr' => 'sysgen_dut_to_register8_clr',
12115 
              'to_register8_data_in' => 'sysgen_dut_to_register8_data_in',
12116 
              'to_register8_dout' => 'from_register8_data_out_x0',
12117 
              'to_register8_en' => 'sysgen_dut_to_register8_en',
12118 
              'to_register9_ce' => 'sysgen_dut_to_register9_ce',
12119 
              'to_register9_clk' => 'sysgen_dut_to_register9_clk',
12120 
              'to_register9_clr' => 'sysgen_dut_to_register9_clr',
12121 
              'to_register9_data_in' => 'sysgen_dut_to_register9_data_in',
12122 
              'to_register9_dout' => 'from_register7_data_out_x0',
12123 
              'to_register9_en' => 'sysgen_dut_to_register9_en',
12124 
            },
12125 
            'entity' => {
12126 
              'attributes' => {
12127 
                'entityAlreadyNetlisted' => 1,
12128 
                'hdlArchAttributes' => [
12129 
                ],
12130 
                'hdlCompAttributes' => [
12131 
                  [
12132 
                    'syn_black_box',
12133 
                    'boolean',
12134 
                    'true',
12135 
                  ],
12136 
                  [
12137 
                    'box_type',
12138 
                    'string',
12139 
                    '"black_box"',
12140 
                  ],
12141 
                ],
12142 
                'hdlEntityAttributes' => [
12143 
                ],
12144 
                'isClkWrapper' => 1,
12145 
                'needsComponentDeclaration' => 1,
12146 
              },
12147 
              'connections' => {
12148 
                'clk' => 'clkNet',
12149 
                'debug_in_1i' => 'debug_in_1i_net',
12150 
                'debug_in_2i' => 'debug_in_2i_net',
12151 
                'debug_in_3i' => 'debug_in_3i_net',
12152 
                'debug_in_4i' => 'debug_in_4i_net',
12153 
                'dma_host2board_busy' => 'dma_host2board_busy_net',
12154 
                'dma_host2board_done' => 'dma_host2board_done_net',
12155 
                'from_register10_data_out' => 'from_register10_data_out_net',
12156 
                'from_register11_data_out' => 'from_register11_data_out_net',
12157 
                'from_register12_data_out' => 'from_register12_data_out_net',
12158 
                'from_register13_data_out' => 'from_register13_data_out_net',
12159 
                'from_register14_data_out' => 'from_register14_data_out_net',
12160 
                'from_register15_data_out' => 'from_register15_data_out_net',
12161 
                'from_register16_data_out' => 'from_register16_data_out_net',
12162 
                'from_register17_data_out' => 'from_register17_data_out_net',
12163 
                'from_register18_data_out' => 'from_register18_data_out_net',
12164 
                'from_register19_data_out' => 'from_register19_data_out_net',
12165 
                'from_register1_data_out' => 'from_register1_data_out_net',
12166 
                'from_register20_data_out' => 'from_register20_data_out_net',
12167 
                'from_register21_data_out' => 'from_register21_data_out_net',
12168 
                'from_register22_data_out' => 'from_register22_data_out_net',
12169 
                'from_register23_data_out' => 'from_register23_data_out_net',
12170 
                'from_register24_data_out' => 'from_register24_data_out_net',
12171 
                'from_register25_data_out' => 'from_register25_data_out_net',
12172 
                'from_register26_data_out' => 'from_register26_data_out_net',
12173 
                'from_register27_data_out' => 'from_register27_data_out_net',
12174 
                'from_register28_data_out' => 'from_register28_data_out_net',
12175 
                'from_register2_data_out' => 'from_register2_data_out_net',
12176 
                'from_register3_data_out' => 'from_register3_data_out_net',
12177 
                'from_register4_data_out' => 'from_register4_data_out_net',
12178 
                'from_register5_data_out' => 'from_register5_data_out_net',
12179 
                'from_register6_data_out' => 'from_register6_data_out_net',
12180 
                'from_register7_data_out' => 'from_register7_data_out_net',
12181 
                'from_register8_data_out' => 'from_register8_data_out_net',
12182 
                'from_register9_data_out' => 'from_register9_data_out_net',
12183 
                'reg01_rd' => 'from_register3_data_out_net_x0',
12184 
                'reg01_rv' => 'from_register1_data_out_net_x0',
12185 
                'reg01_td' => 'reg01_td_net',
12186 
                'reg01_tv' => 'reg01_tv_net',
12187 
                'reg02_rd' => 'from_register5_data_out_net_x0',
12188 
                'reg02_rv' => 'from_register2_data_out_net_x0',
12189 
                'reg02_td' => 'reg02_td_net',
12190 
                'reg02_tv' => 'reg02_tv_net',
12191 
                'reg03_rd' => 'from_register7_data_out_net_x0',
12192 
                'reg03_rv' => 'from_register6_data_out_net_x0',
12193 
                'reg03_td' => 'reg03_td_net',
12194 
                'reg03_tv' => 'reg03_tv_net',
12195 
                'reg04_rd' => 'from_register8_data_out_net_x0',
12196 
                'reg04_rv' => 'from_register4_data_out_net_x0',
12197 
                'reg04_td' => 'reg04_td_net',
12198 
                'reg04_tv' => 'reg04_tv_net',
12199 
                'reg05_rd' => 'from_register10_data_out_net_x0',
12200 
                'reg05_rv' => 'from_register9_data_out_net_x0',
12201 
                'reg05_td' => 'reg05_td_net',
12202 
                'reg05_tv' => 'reg05_tv_net',
12203 
                'reg06_rd' => 'from_register11_data_out_net_x0',
12204 
                'reg06_rv' => 'from_register12_data_out_net_x0',
12205 
                'reg06_td' => 'reg06_td_net',
12206 
                'reg06_tv' => 'reg06_tv_net',
12207 
                'reg07_rd' => 'from_register13_data_out_net_x0',
12208 
                'reg07_rv' => 'from_register14_data_out_net_x0',
12209 
                'reg07_td' => 'reg07_td_net',
12210 
                'reg07_tv' => 'reg07_tv_net',
12211 
                'reg08_rd' => 'from_register15_data_out_net_x0',
12212 
                'reg08_rv' => 'from_register16_data_out_net_x0',
12213 
                'reg08_td' => 'reg08_td_net',
12214 
                'reg08_tv' => 'reg08_tv_net',
12215 
                'reg09_rd' => 'from_register17_data_out_net_x0',
12216 
                'reg09_rv' => 'from_register18_data_out_net_x0',
12217 
                'reg09_td' => 'reg09_td_net',
12218 
                'reg09_tv' => 'reg09_tv_net',
12219 
                'reg10_rd' => 'from_register19_data_out_net_x0',
12220 
                'reg10_rv' => 'from_register20_data_out_net_x0',
12221 
                'reg10_td' => 'reg10_td_net',
12222 
                'reg10_tv' => 'reg10_tv_net',
12223 
                'reg11_rd' => 'from_register21_data_out_net_x0',
12224 
                'reg11_rv' => 'from_register22_data_out_net_x0',
12225 
                'reg11_td' => 'reg11_td_net',
12226 
                'reg11_tv' => 'reg11_tv_net',
12227 
                'reg12_rd' => 'from_register23_data_out_net_x0',
12228 
                'reg12_rv' => 'from_register24_data_out_net_x0',
12229 
                'reg12_td' => 'reg12_td_net',
12230 
                'reg12_tv' => 'reg12_tv_net',
12231 
                'reg13_rd' => 'from_register25_data_out_net_x0',
12232 
                'reg13_rv' => 'from_register26_data_out_net_x0',
12233 
                'reg13_td' => 'reg13_td_net',
12234 
                'reg13_tv' => 'reg13_tv_net',
12235 
                'reg14_rd' => 'from_register27_data_out_net_x0',
12236 
                'reg14_rv' => 'from_register28_data_out_net_x0',
12237 
                'reg14_td' => 'reg14_td_net',
12238 
                'reg14_tv' => 'reg14_tv_net',
12239 
                'to_register10_ce' => 'ce_1_sg',
12240 
                'to_register10_clk' => 'clk_1_sg',
12241 
                'to_register10_clr' => [
12242 
                  'constant',
12243 
                  '\'0\'',
12244 
                ],
12245 
                'to_register10_data_in' => 'reg04_tv_net_x0',
12246 
                'to_register10_dout' => 'to_register10_dout_net',
12247 
                'to_register10_en' => 'constant5_op_net_x1',
12248 
                'to_register11_ce' => 'ce_1_sg',
12249 
                'to_register11_clk' => 'clk_1_sg',
12250 
                'to_register11_clr' => [
12251 
                  'constant',
12252 
                  '\'0\'',
12253 
                ],
12254 
                'to_register11_data_in' => 'reg04_td_net_x0',
12255 
                'to_register11_dout' => 'to_register11_dout_net',
12256 
                'to_register11_en' => 'constant5_op_net_x2',
12257 
                'to_register12_ce' => 'ce_1_sg',
12258 
                'to_register12_clk' => 'clk_1_sg',
12259 
                'to_register12_clr' => [
12260 
                  'constant',
12261 
                  '\'0\'',
12262 
                ],
12263 
                'to_register12_data_in' => 'reg05_tv_net_x0',
12264 
                'to_register12_dout' => 'to_register12_dout_net',
12265 
                'to_register12_en' => 'constant5_op_net_x3',
12266 
                'to_register13_ce' => 'ce_1_sg',
12267 
                'to_register13_clk' => 'clk_1_sg',
12268 
                'to_register13_clr' => [
12269 
                  'constant',
12270 
                  '\'0\'',
12271 
                ],
12272 
                'to_register13_data_in' => 'reg05_td_net_x0',
12273 
                'to_register13_dout' => 'to_register13_dout_net',
12274 
                'to_register13_en' => 'constant5_op_net_x4',
12275 
                'to_register14_ce' => 'ce_1_sg',
12276 
                'to_register14_clk' => 'clk_1_sg',
12277 
                'to_register14_clr' => [
12278 
                  'constant',
12279 
                  '\'0\'',
12280 
                ],
12281 
                'to_register14_data_in' => 'reg06_tv_net_x0',
12282 
                'to_register14_dout' => 'to_register14_dout_net',
12283 
                'to_register14_en' => 'constant5_op_net_x5',
12284 
                'to_register15_ce' => 'ce_1_sg',
12285 
                'to_register15_clk' => 'clk_1_sg',
12286 
                'to_register15_clr' => [
12287 
                  'constant',
12288 
                  '\'0\'',
12289 
                ],
12290 
                'to_register15_data_in' => 'reg06_td_net_x0',
12291 
                'to_register15_dout' => 'to_register15_dout_net',
12292 
                'to_register15_en' => 'constant5_op_net_x6',
12293 
                'to_register16_ce' => 'ce_1_sg',
12294 
                'to_register16_clk' => 'clk_1_sg',
12295 
                'to_register16_clr' => [
12296 
                  'constant',
12297 
                  '\'0\'',
12298 
                ],
12299 
                'to_register16_data_in' => 'reg07_tv_net_x0',
12300 
                'to_register16_dout' => 'to_register16_dout_net',
12301 
                'to_register16_en' => 'constant5_op_net_x7',
12302 
                'to_register17_ce' => 'ce_1_sg',
12303 
                'to_register17_clk' => 'clk_1_sg',
12304 
                'to_register17_clr' => [
12305 
                  'constant',
12306 
                  '\'0\'',
12307 
                ],
12308 
                'to_register17_data_in' => 'reg07_td_net_x0',
12309 
                'to_register17_dout' => 'to_register17_dout_net',
12310 
                'to_register17_en' => 'constant5_op_net_x8',
12311 
                'to_register18_ce' => 'ce_1_sg',
12312 
                'to_register18_clk' => 'clk_1_sg',
12313 
                'to_register18_clr' => [
12314 
                  'constant',
12315 
                  '\'0\'',
12316 
                ],
12317 
                'to_register18_data_in' => 'dma_host2board_busy_net_x0',
12318 
                'to_register18_dout' => 'to_register18_dout_net',
12319 
                'to_register18_en' => 'constant5_op_net_x9',
12320 
                'to_register19_ce' => 'ce_1_sg',
12321 
                'to_register19_clk' => 'clk_1_sg',
12322 
                'to_register19_clr' => [
12323 
                  'constant',
12324 
                  '\'0\'',
12325 
                ],
12326 
                'to_register19_data_in' => 'dma_host2board_done_net_x0',
12327 
                'to_register19_dout' => 'to_register19_dout_net',
12328 
                'to_register19_en' => 'constant5_op_net_x10',
12329 
                'to_register1_ce' => 'ce_1_sg',
12330 
                'to_register1_clk' => 'clk_1_sg',
12331 
                'to_register1_clr' => [
12332 
                  'constant',
12333 
                  '\'0\'',
12334 
                ],
12335 
                'to_register1_data_in' => 'debug_in_2i_net_x0',
12336 
                'to_register1_dout' => 'to_register1_dout_net',
12337 
                'to_register1_en' => 'constant5_op_net_x0',
12338 
                'to_register20_ce' => 'ce_1_sg',
12339 
                'to_register20_clk' => 'clk_1_sg',
12340 
                'to_register20_clr' => [
12341 
                  'constant',
12342 
                  '\'0\'',
12343 
                ],
12344 
                'to_register20_data_in' => 'debug_in_4i_net_x0',
12345 
                'to_register20_dout' => 'to_register20_dout_net',
12346 
                'to_register20_en' => 'constant5_op_net_x12',
12347 
                'to_register21_ce' => 'ce_1_sg',
12348 
                'to_register21_clk' => 'clk_1_sg',
12349 
                'to_register21_clr' => [
12350 
                  'constant',
12351 
                  '\'0\'',
12352 
                ],
12353 
                'to_register21_data_in' => 'reg09_tv_net_x0',
12354 
                'to_register21_dout' => 'to_register21_dout_net',
12355 
                'to_register21_en' => 'constant1_op_net_x0',
12356 
                'to_register22_ce' => 'ce_1_sg',
12357 
                'to_register22_clk' => 'clk_1_sg',
12358 
                'to_register22_clr' => [
12359 
                  'constant',
12360 
                  '\'0\'',
12361 
                ],
12362 
                'to_register22_data_in' => 'reg09_td_net_x0',
12363 
                'to_register22_dout' => 'to_register22_dout_net',
12364 
                'to_register22_en' => 'constant1_op_net_x1',
12365 
                'to_register23_ce' => 'ce_1_sg',
12366 
                'to_register23_clk' => 'clk_1_sg',
12367 
                'to_register23_clr' => [
12368 
                  'constant',
12369 
                  '\'0\'',
12370 
                ],
12371 
                'to_register23_data_in' => 'reg10_tv_net_x0',
12372 
                'to_register23_dout' => 'to_register23_dout_net',
12373 
                'to_register23_en' => 'constant1_op_net_x2',
12374 
                'to_register24_ce' => 'ce_1_sg',
12375 
                'to_register24_clk' => 'clk_1_sg',
12376 
                'to_register24_clr' => [
12377 
                  'constant',
12378 
                  '\'0\'',
12379 
                ],
12380 
                'to_register24_data_in' => 'reg10_td_net_x0',
12381 
                'to_register24_dout' => 'to_register24_dout_net',
12382 
                'to_register24_en' => 'constant1_op_net_x3',
12383 
                'to_register25_ce' => 'ce_1_sg',
12384 
                'to_register25_clk' => 'clk_1_sg',
12385 
                'to_register25_clr' => [
12386 
                  'constant',
12387 
                  '\'0\'',
12388 
                ],
12389 
                'to_register25_data_in' => 'reg08_tv_net_x0',
12390 
                'to_register25_dout' => 'to_register25_dout_net',
12391 
                'to_register25_en' => 'constant1_op_net_x4',
12392 
                'to_register26_ce' => 'ce_1_sg',
12393 
                'to_register26_clk' => 'clk_1_sg',
12394 
                'to_register26_clr' => [
12395 
                  'constant',
12396 
                  '\'0\'',
12397 
                ],
12398 
                'to_register26_data_in' => 'reg08_td_net_x0',
12399 
                'to_register26_dout' => 'to_register26_dout_net',
12400 
                'to_register26_en' => 'constant1_op_net_x5',
12401 
                'to_register27_ce' => 'ce_1_sg',
12402 
                'to_register27_clk' => 'clk_1_sg',
12403 
                'to_register27_clr' => [
12404 
                  'constant',
12405 
                  '\'0\'',
12406 
                ],
12407 
                'to_register27_data_in' => 'reg11_tv_net_x0',
12408 
                'to_register27_dout' => 'to_register27_dout_net',
12409 
                'to_register27_en' => 'constant1_op_net_x6',
12410 
                'to_register28_ce' => 'ce_1_sg',
12411 
                'to_register28_clk' => 'clk_1_sg',
12412 
                'to_register28_clr' => [
12413 
                  'constant',
12414 
                  '\'0\'',
12415 
                ],
12416 
                'to_register28_data_in' => 'reg11_td_net_x0',
12417 
                'to_register28_dout' => 'to_register28_dout_net',
12418 
                'to_register28_en' => 'constant1_op_net_x7',
12419 
                'to_register29_ce' => 'ce_1_sg',
12420 
                'to_register29_clk' => 'clk_1_sg',
12421 
                'to_register29_clr' => [
12422 
                  'constant',
12423 
                  '\'0\'',
12424 
                ],
12425 
                'to_register29_data_in' => 'reg12_tv_net_x0',
12426 
                'to_register29_dout' => 'to_register29_dout_net',
12427 
                'to_register29_en' => 'constant1_op_net_x8',
12428 
                'to_register2_ce' => 'ce_1_sg',
12429 
                'to_register2_clk' => 'clk_1_sg',
12430 
                'to_register2_clr' => [
12431 
                  'constant',
12432 
                  '\'0\'',
12433 
                ],
12434 
                'to_register2_data_in' => 'debug_in_3i_net_x0',
12435 
                'to_register2_dout' => 'to_register2_dout_net',
12436 
                'to_register2_en' => 'constant5_op_net_x11',
12437 
                'to_register30_ce' => 'ce_1_sg',
12438 
                'to_register30_clk' => 'clk_1_sg',
12439 
                'to_register30_clr' => [
12440 
                  'constant',
12441 
                  '\'0\'',
12442 
                ],
12443 
                'to_register30_data_in' => 'reg12_td_net_x0',
12444 
                'to_register30_dout' => 'to_register30_dout_net',
12445 
                'to_register30_en' => 'constant1_op_net_x9',
12446 
                'to_register31_ce' => 'ce_1_sg',
12447 
                'to_register31_clk' => 'clk_1_sg',
12448 
                'to_register31_clr' => [
12449 
                  'constant',
12450 
                  '\'0\'',
12451 
                ],
12452 
                'to_register31_data_in' => 'reg13_tv_net_x0',
12453 
                'to_register31_dout' => 'to_register31_dout_net',
12454 
                'to_register31_en' => 'constant1_op_net_x10',
12455 
                'to_register32_ce' => 'ce_1_sg',
12456 
                'to_register32_clk' => 'clk_1_sg',
12457 
                'to_register32_clr' => [
12458 
                  'constant',
12459 
                  '\'0\'',
12460 
                ],
12461 
                'to_register32_data_in' => 'reg13_td_net_x0',
12462 
                'to_register32_dout' => 'to_register32_dout_net',
12463 
                'to_register32_en' => 'constant1_op_net_x11',
12464 
                'to_register33_ce' => 'ce_1_sg',
12465 
                'to_register33_clk' => 'clk_1_sg',
12466 
                'to_register33_clr' => [
12467 
                  'constant',
12468 
                  '\'0\'',
12469 
                ],
12470 
                'to_register33_data_in' => 'reg14_tv_net_x0',
12471 
                'to_register33_dout' => 'to_register33_dout_net',
12472 
                'to_register33_en' => 'constant1_op_net_x12',
12473 
                'to_register34_ce' => 'ce_1_sg',
12474 
                'to_register34_clk' => 'clk_1_sg',
12475 
                'to_register34_clr' => [
12476 
                  'constant',
12477 
                  '\'0\'',
12478 
                ],
12479 
                'to_register34_data_in' => 'reg14_td_net_x0',
12480 
                'to_register34_dout' => 'to_register34_dout_net',
12481 
                'to_register34_en' => 'constant1_op_net_x13',
12482 
                'to_register3_ce' => 'ce_1_sg',
12483 
                'to_register3_clk' => 'clk_1_sg',
12484 
                'to_register3_clr' => [
12485 
                  'constant',
12486 
                  '\'0\'',
12487 
                ],
12488 
                'to_register3_data_in' => 'reg01_tv_net_x0',
12489 
                'to_register3_dout' => 'to_register3_dout_net',
12490 
                'to_register3_en' => 'constant5_op_net_x13',
12491 
                'to_register4_ce' => 'ce_1_sg',
12492 
                'to_register4_clk' => 'clk_1_sg',
12493 
                'to_register4_clr' => [
12494 
                  'constant',
12495 
                  '\'0\'',
12496 
                ],
12497 
                'to_register4_data_in' => 'reg02_tv_net_x0',
12498 
                'to_register4_dout' => 'to_register4_dout_net',
12499 
                'to_register4_en' => 'constant5_op_net_x14',
12500 
                'to_register5_ce' => 'ce_1_sg',
12501 
                'to_register5_clk' => 'clk_1_sg',
12502 
                'to_register5_clr' => [
12503 
                  'constant',
12504 
                  '\'0\'',
12505 
                ],
12506 
                'to_register5_data_in' => 'reg02_td_net_x0',
12507 
                'to_register5_dout' => 'to_register5_dout_net',
12508 
                'to_register5_en' => 'constant5_op_net_x15',
12509 
                'to_register6_ce' => 'ce_1_sg',
12510 
                'to_register6_clk' => 'clk_1_sg',
12511 
                'to_register6_clr' => [
12512 
                  'constant',
12513 
                  '\'0\'',
12514 
                ],
12515 
                'to_register6_data_in' => 'debug_in_1i_net_x0',
12516 
                'to_register6_dout' => 'to_register6_dout_net',
12517 
                'to_register6_en' => 'constant5_op_net_x16',
12518 
                'to_register7_ce' => 'ce_1_sg',
12519 
                'to_register7_clk' => 'clk_1_sg',
12520 
                'to_register7_clr' => [
12521 
                  'constant',
12522 
                  '\'0\'',
12523 
                ],
12524 
                'to_register7_data_in' => 'reg01_td_net_x0',
12525 
                'to_register7_dout' => 'to_register7_dout_net',
12526 
                'to_register7_en' => 'constant5_op_net_x17',
12527 
                'to_register8_ce' => 'ce_1_sg',
12528 
                'to_register8_clk' => 'clk_1_sg',
12529 
                'to_register8_clr' => [
12530 
                  'constant',
12531 
                  '\'0\'',
12532 
                ],
12533 
                'to_register8_data_in' => 'reg03_tv_net_x0',
12534 
                'to_register8_dout' => 'to_register8_dout_net',
12535 
                'to_register8_en' => 'constant5_op_net_x18',
12536 
                'to_register9_ce' => 'ce_1_sg',
12537 
                'to_register9_clk' => 'clk_1_sg',
12538 
                'to_register9_clr' => [
12539 
                  'constant',
12540 
                  '\'0\'',
12541 
                ],
12542 
                'to_register9_data_in' => 'reg03_td_net_x0',
12543 
                'to_register9_dout' => 'to_register9_dout_net',
12544 
                'to_register9_en' => 'constant5_op_net_x19',
12545 
              },
12546 
              'entityName' => 'inout_logic_cw',
12547 
              'nets' => {
12548 
                'ce_1_sg' => {
12549 
                  'attributes' => {
12550 
                    'hdlNetAttributes' => [
12551 
                      [
12552 
                        'MAX_FANOUT',
12553 
                        'string',
12554 
                        '"REDUCE"',
12555 
                      ],
12556 
                    ],
12557 
                  },
12558 
                  'hdlType' => 'std_logic',
12559 
                  'width' => 1,
12560 
                },
12561 
                'clkNet' => {
12562 
                  'attributes' => {
12563 
                    'hdlNetAttributes' => [
12564 
                    ],
12565 
                  },
12566 
                  'hdlType' => 'std_logic',
12567 
                  'width' => 1,
12568 
                },
12569 
                'clk_1_sg' => {
12570 
                  'attributes' => {
12571 
                    'hdlNetAttributes' => [
12572 
                    ],
12573 
                  },
12574 
                  'hdlType' => 'std_logic',
12575 
                  'width' => 1,
12576 
                },
12577 
                'constant1_op_net_x0' => {
12578 
                  'attributes' => {
12579 
                    'hdlNetAttributes' => [
12580 
                    ],
12581 
                  },
12582 
                  'hdlType' => 'std_logic',
12583 
                  'width' => 1,
12584 
                },
12585 
                'constant1_op_net_x1' => {
12586 
                  'attributes' => {
12587 
                    'hdlNetAttributes' => [
12588 
                    ],
12589 
                  },
12590 
                  'hdlType' => 'std_logic',
12591 
                  'width' => 1,
12592 
                },
12593 
                'constant1_op_net_x10' => {
12594 
                  'attributes' => {
12595 
                    'hdlNetAttributes' => [
12596 
                    ],
12597 
                  },
12598 
                  'hdlType' => 'std_logic',
12599 
                  'width' => 1,
12600 
                },
12601 
                'constant1_op_net_x11' => {
12602 
                  'attributes' => {
12603 
                    'hdlNetAttributes' => [
12604 
                    ],
12605 
                  },
12606 
                  'hdlType' => 'std_logic',
12607 
                  'width' => 1,
12608 
                },
12609 
                'constant1_op_net_x12' => {
12610 
                  'attributes' => {
12611 
                    'hdlNetAttributes' => [
12612 
                    ],
12613 
                  },
12614 
                  'hdlType' => 'std_logic',
12615 
                  'width' => 1,
12616 
                },
12617 
                'constant1_op_net_x13' => {
12618 
                  'attributes' => {
12619 
                    'hdlNetAttributes' => [
12620 
                    ],
12621 
                  },
12622 
                  'hdlType' => 'std_logic',
12623 
                  'width' => 1,
12624 
                },
12625 
                'constant1_op_net_x2' => {
12626 
                  'attributes' => {
12627 
                    'hdlNetAttributes' => [
12628 
                    ],
12629 
                  },
12630 
                  'hdlType' => 'std_logic',
12631 
                  'width' => 1,
12632 
                },
12633 
                'constant1_op_net_x3' => {
12634 
                  'attributes' => {
12635 
                    'hdlNetAttributes' => [
12636 
                    ],
12637 
                  },
12638 
                  'hdlType' => 'std_logic',
12639 
                  'width' => 1,
12640 
                },
12641 
                'constant1_op_net_x4' => {
12642 
                  'attributes' => {
12643 
                    'hdlNetAttributes' => [
12644 
                    ],
12645 
                  },
12646 
                  'hdlType' => 'std_logic',
12647 
                  'width' => 1,
12648 
                },
12649 
                'constant1_op_net_x5' => {
12650 
                  'attributes' => {
12651 
                    'hdlNetAttributes' => [
12652 
                    ],
12653 
                  },
12654 
                  'hdlType' => 'std_logic',
12655 
                  'width' => 1,
12656 
                },
12657 
                'constant1_op_net_x6' => {
12658 
                  'attributes' => {
12659 
                    'hdlNetAttributes' => [
12660 
                    ],
12661 
                  },
12662 
                  'hdlType' => 'std_logic',
12663 
                  'width' => 1,
12664 
                },
12665 
                'constant1_op_net_x7' => {
12666 
                  'attributes' => {
12667 
                    'hdlNetAttributes' => [
12668 
                    ],
12669 
                  },
12670 
                  'hdlType' => 'std_logic',
12671 
                  'width' => 1,
12672 
                },
12673 
                'constant1_op_net_x8' => {
12674 
                  'attributes' => {
12675 
                    'hdlNetAttributes' => [
12676 
                    ],
12677 
                  },
12678 
                  'hdlType' => 'std_logic',
12679 
                  'width' => 1,
12680 
                },
12681 
                'constant1_op_net_x9' => {
12682 
                  'attributes' => {
12683 
                    'hdlNetAttributes' => [
12684 
                    ],
12685 
                  },
12686 
                  'hdlType' => 'std_logic',
12687 
                  'width' => 1,
12688 
                },
12689 
                'constant5_op_net_x0' => {
12690 
                  'attributes' => {
12691 
                    'hdlNetAttributes' => [
12692 
                    ],
12693 
                  },
12694 
                  'hdlType' => 'std_logic',
12695 
                  'width' => 1,
12696 
                },
12697 
                'constant5_op_net_x1' => {
12698 
                  'attributes' => {
12699 
                    'hdlNetAttributes' => [
12700 
                    ],
12701 
                  },
12702 
                  'hdlType' => 'std_logic',
12703 
                  'width' => 1,
12704 
                },
12705 
                'constant5_op_net_x10' => {
12706 
                  'attributes' => {
12707 
                    'hdlNetAttributes' => [
12708 
                    ],
12709 
                  },
12710 
                  'hdlType' => 'std_logic',
12711 
                  'width' => 1,
12712 
                },
12713 
                'constant5_op_net_x11' => {
12714 
                  'attributes' => {
12715 
                    'hdlNetAttributes' => [
12716 
                    ],
12717 
                  },
12718 
                  'hdlType' => 'std_logic',
12719 
                  'width' => 1,
12720 
                },
12721 
                'constant5_op_net_x12' => {
12722 
                  'attributes' => {
12723 
                    'hdlNetAttributes' => [
12724 
                    ],
12725 
                  },
12726 
                  'hdlType' => 'std_logic',
12727 
                  'width' => 1,
12728 
                },
12729 
                'constant5_op_net_x13' => {
12730 
                  'attributes' => {
12731 
                    'hdlNetAttributes' => [
12732 
                    ],
12733 
                  },
12734 
                  'hdlType' => 'std_logic',
12735 
                  'width' => 1,
12736 
                },
12737 
                'constant5_op_net_x14' => {
12738 
                  'attributes' => {
12739 
                    'hdlNetAttributes' => [
12740 
                    ],
12741 
                  },
12742 
                  'hdlType' => 'std_logic',
12743 
                  'width' => 1,
12744 
                },
12745 
                'constant5_op_net_x15' => {
12746 
                  'attributes' => {
12747 
                    'hdlNetAttributes' => [
12748 
                    ],
12749 
                  },
12750 
                  'hdlType' => 'std_logic',
12751 
                  'width' => 1,
12752 
                },
12753 
                'constant5_op_net_x16' => {
12754 
                  'attributes' => {
12755 
                    'hdlNetAttributes' => [
12756 
                    ],
12757 
                  },
12758 
                  'hdlType' => 'std_logic',
12759 
                  'width' => 1,
12760 
                },
12761 
                'constant5_op_net_x17' => {
12762 
                  'attributes' => {
12763 
                    'hdlNetAttributes' => [
12764 
                    ],
12765 
                  },
12766 
                  'hdlType' => 'std_logic',
12767 
                  'width' => 1,
12768 
                },
12769 
                'constant5_op_net_x18' => {
12770 
                  'attributes' => {
12771 
                    'hdlNetAttributes' => [
12772 
                    ],
12773 
                  },
12774 
                  'hdlType' => 'std_logic',
12775 
                  'width' => 1,
12776 
                },
12777 
                'constant5_op_net_x19' => {
12778 
                  'attributes' => {
12779 
                    'hdlNetAttributes' => [
12780 
                    ],
12781 
                  },
12782 
                  'hdlType' => 'std_logic',
12783 
                  'width' => 1,
12784 
                },
12785 
                'constant5_op_net_x2' => {
12786 
                  'attributes' => {
12787 
                    'hdlNetAttributes' => [
12788 
                    ],
12789 
                  },
12790 
                  'hdlType' => 'std_logic',
12791 
                  'width' => 1,
12792 
                },
12793 
                'constant5_op_net_x3' => {
12794 
                  'attributes' => {
12795 
                    'hdlNetAttributes' => [
12796 
                    ],
12797 
                  },
12798 
                  'hdlType' => 'std_logic',
12799 
                  'width' => 1,
12800 
                },
12801 
                'constant5_op_net_x4' => {
12802 
                  'attributes' => {
12803 
                    'hdlNetAttributes' => [
12804 
                    ],
12805 
                  },
12806 
                  'hdlType' => 'std_logic',
12807 
                  'width' => 1,
12808 
                },
12809 
                'constant5_op_net_x5' => {
12810 
                  'attributes' => {
12811 
                    'hdlNetAttributes' => [
12812 
                    ],
12813 
                  },
12814 
                  'hdlType' => 'std_logic',
12815 
                  'width' => 1,
12816 
                },
12817 
                'constant5_op_net_x6' => {
12818 
                  'attributes' => {
12819 
                    'hdlNetAttributes' => [
12820 
                    ],
12821 
                  },
12822 
                  'hdlType' => 'std_logic',
12823 
                  'width' => 1,
12824 
                },
12825 
                'constant5_op_net_x7' => {
12826 
                  'attributes' => {
12827 
                    'hdlNetAttributes' => [
12828 
                    ],
12829 
                  },
12830 
                  'hdlType' => 'std_logic',
12831 
                  'width' => 1,
12832 
                },
12833 
                'constant5_op_net_x8' => {
12834 
                  'attributes' => {
12835 
                    'hdlNetAttributes' => [
12836 
                    ],
12837 
                  },
12838 
                  'hdlType' => 'std_logic',
12839 
                  'width' => 1,
12840 
                },
12841 
                'constant5_op_net_x9' => {
12842 
                  'attributes' => {
12843 
                    'hdlNetAttributes' => [
12844 
                    ],
12845 
                  },
12846 
                  'hdlType' => 'std_logic',
12847 
                  'width' => 1,
12848 
                },
12849 
                'debug_in_1i_net' => {
12850 
                  'attributes' => {
12851 
                    'hdlNetAttributes' => [
12852 
                    ],
12853 
                  },
12854 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12855 
                  'width' => 32,
12856 
                },
12857 
                'debug_in_1i_net_x0' => {
12858 
                  'attributes' => {
12859 
                    'hdlNetAttributes' => [
12860 
                    ],
12861 
                  },
12862 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12863 
                  'width' => 32,
12864 
                },
12865 
                'debug_in_2i_net' => {
12866 
                  'attributes' => {
12867 
                    'hdlNetAttributes' => [
12868 
                    ],
12869 
                  },
12870 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12871 
                  'width' => 32,
12872 
                },
12873 
                'debug_in_2i_net_x0' => {
12874 
                  'attributes' => {
12875 
                    'hdlNetAttributes' => [
12876 
                    ],
12877 
                  },
12878 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12879 
                  'width' => 32,
12880 
                },
12881 
                'debug_in_3i_net' => {
12882 
                  'attributes' => {
12883 
                    'hdlNetAttributes' => [
12884 
                    ],
12885 
                  },
12886 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12887 
                  'width' => 32,
12888 
                },
12889 
                'debug_in_3i_net_x0' => {
12890 
                  'attributes' => {
12891 
                    'hdlNetAttributes' => [
12892 
                    ],
12893 
                  },
12894 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12895 
                  'width' => 32,
12896 
                },
12897 
                'debug_in_4i_net' => {
12898 
                  'attributes' => {
12899 
                    'hdlNetAttributes' => [
12900 
                    ],
12901 
                  },
12902 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12903 
                  'width' => 32,
12904 
                },
12905 
                'debug_in_4i_net_x0' => {
12906 
                  'attributes' => {
12907 
                    'hdlNetAttributes' => [
12908 
                    ],
12909 
                  },
12910 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12911 
                  'width' => 32,
12912 
                },
12913 
                'dma_host2board_busy_net' => {
12914 
                  'attributes' => {
12915 
                    'hdlNetAttributes' => [
12916 
                    ],
12917 
                  },
12918 
                  'hdlType' => 'std_logic',
12919 
                  'width' => 1,
12920 
                },
12921 
                'dma_host2board_busy_net_x0' => {
12922 
                  'attributes' => {
12923 
                    'hdlNetAttributes' => [
12924 
                    ],
12925 
                  },
12926 
                  'hdlType' => 'std_logic',
12927 
                  'width' => 1,
12928 
                },
12929 
                'dma_host2board_done_net' => {
12930 
                  'attributes' => {
12931 
                    'hdlNetAttributes' => [
12932 
                    ],
12933 
                  },
12934 
                  'hdlType' => 'std_logic',
12935 
                  'width' => 1,
12936 
                },
12937 
                'dma_host2board_done_net_x0' => {
12938 
                  'attributes' => {
12939 
                    'hdlNetAttributes' => [
12940 
                    ],
12941 
                  },
12942 
                  'hdlType' => 'std_logic',
12943 
                  'width' => 1,
12944 
                },
12945 
                'from_register10_data_out_net' => {
12946 
                  'attributes' => {
12947 
                    'hdlNetAttributes' => [
12948 
                    ],
12949 
                  },
12950 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12951 
                  'width' => 32,
12952 
                },
12953 
                'from_register10_data_out_net_x0' => {
12954 
                  'attributes' => {
12955 
                    'hdlNetAttributes' => [
12956 
                    ],
12957 
                  },
12958 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12959 
                  'width' => 32,
12960 
                },
12961 
                'from_register11_data_out_net' => {
12962 
                  'attributes' => {
12963 
                    'hdlNetAttributes' => [
12964 
                    ],
12965 
                  },
12966 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12967 
                  'width' => 32,
12968 
                },
12969 
                'from_register11_data_out_net_x0' => {
12970 
                  'attributes' => {
12971 
                    'hdlNetAttributes' => [
12972 
                    ],
12973 
                  },
12974 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12975 
                  'width' => 32,
12976 
                },
12977 
                'from_register12_data_out_net' => {
12978 
                  'attributes' => {
12979 
                    'hdlNetAttributes' => [
12980 
                    ],
12981 
                  },
12982 
                  'hdlType' => 'std_logic',
12983 
                  'width' => 1,
12984 
                },
12985 
                'from_register12_data_out_net_x0' => {
12986 
                  'attributes' => {
12987 
                    'hdlNetAttributes' => [
12988 
                    ],
12989 
                  },
12990 
                  'hdlType' => 'std_logic',
12991 
                  'width' => 1,
12992 
                },
12993 
                'from_register13_data_out_net' => {
12994 
                  'attributes' => {
12995 
                    'hdlNetAttributes' => [
12996 
                    ],
12997 
                  },
12998 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
12999 
                  'width' => 32,
13000 
                },
13001 
                'from_register13_data_out_net_x0' => {
13002 
                  'attributes' => {
13003 
                    'hdlNetAttributes' => [
13004 
                    ],
13005 
                  },
13006 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13007 
                  'width' => 32,
13008 
                },
13009 
                'from_register14_data_out_net' => {
13010 
                  'attributes' => {
13011 
                    'hdlNetAttributes' => [
13012 
                    ],
13013 
                  },
13014 
                  'hdlType' => 'std_logic',
13015 
                  'width' => 1,
13016 
                },
13017 
                'from_register14_data_out_net_x0' => {
13018 
                  'attributes' => {
13019 
                    'hdlNetAttributes' => [
13020 
                    ],
13021 
                  },
13022 
                  'hdlType' => 'std_logic',
13023 
                  'width' => 1,
13024 
                },
13025 
                'from_register15_data_out_net' => {
13026 
                  'attributes' => {
13027 
                    'hdlNetAttributes' => [
13028 
                    ],
13029 
                  },
13030 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13031 
                  'width' => 32,
13032 
                },
13033 
                'from_register15_data_out_net_x0' => {
13034 
                  'attributes' => {
13035 
                    'hdlNetAttributes' => [
13036 
                    ],
13037 
                  },
13038 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13039 
                  'width' => 32,
13040 
                },
13041 
                'from_register16_data_out_net' => {
13042 
                  'attributes' => {
13043 
                    'hdlNetAttributes' => [
13044 
                    ],
13045 
                  },
13046 
                  'hdlType' => 'std_logic',
13047 
                  'width' => 1,
13048 
                },
13049 
                'from_register16_data_out_net_x0' => {
13050 
                  'attributes' => {
13051 
                    'hdlNetAttributes' => [
13052 
                    ],
13053 
                  },
13054 
                  'hdlType' => 'std_logic',
13055 
                  'width' => 1,
13056 
                },
13057 
                'from_register17_data_out_net' => {
13058 
                  'attributes' => {
13059 
                    'hdlNetAttributes' => [
13060 
                    ],
13061 
                  },
13062 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13063 
                  'width' => 32,
13064 
                },
13065 
                'from_register17_data_out_net_x0' => {
13066 
                  'attributes' => {
13067 
                    'hdlNetAttributes' => [
13068 
                    ],
13069 
                  },
13070 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13071 
                  'width' => 32,
13072 
                },
13073 
                'from_register18_data_out_net' => {
13074 
                  'attributes' => {
13075 
                    'hdlNetAttributes' => [
13076 
                    ],
13077 
                  },
13078 
                  'hdlType' => 'std_logic',
13079 
                  'width' => 1,
13080 
                },
13081 
                'from_register18_data_out_net_x0' => {
13082 
                  'attributes' => {
13083 
                    'hdlNetAttributes' => [
13084 
                    ],
13085 
                  },
13086 
                  'hdlType' => 'std_logic',
13087 
                  'width' => 1,
13088 
                },
13089 
                'from_register19_data_out_net' => {
13090 
                  'attributes' => {
13091 
                    'hdlNetAttributes' => [
13092 
                    ],
13093 
                  },
13094 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13095 
                  'width' => 32,
13096 
                },
13097 
                'from_register19_data_out_net_x0' => {
13098 
                  'attributes' => {
13099 
                    'hdlNetAttributes' => [
13100 
                    ],
13101 
                  },
13102 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13103 
                  'width' => 32,
13104 
                },
13105 
                'from_register1_data_out_net' => {
13106 
                  'attributes' => {
13107 
                    'hdlNetAttributes' => [
13108 
                    ],
13109 
                  },
13110 
                  'hdlType' => 'std_logic',
13111 
                  'width' => 1,
13112 
                },
13113 
                'from_register1_data_out_net_x0' => {
13114 
                  'attributes' => {
13115 
                    'hdlNetAttributes' => [
13116 
                    ],
13117 
                  },
13118 
                  'hdlType' => 'std_logic',
13119 
                  'width' => 1,
13120 
                },
13121 
                'from_register20_data_out_net' => {
13122 
                  'attributes' => {
13123 
                    'hdlNetAttributes' => [
13124 
                    ],
13125 
                  },
13126 
                  'hdlType' => 'std_logic',
13127 
                  'width' => 1,
13128 
                },
13129 
                'from_register20_data_out_net_x0' => {
13130 
                  'attributes' => {
13131 
                    'hdlNetAttributes' => [
13132 
                    ],
13133 
                  },
13134 
                  'hdlType' => 'std_logic',
13135 
                  'width' => 1,
13136 
                },
13137 
                'from_register21_data_out_net' => {
13138 
                  'attributes' => {
13139 
                    'hdlNetAttributes' => [
13140 
                    ],
13141 
                  },
13142 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13143 
                  'width' => 32,
13144 
                },
13145 
                'from_register21_data_out_net_x0' => {
13146 
                  'attributes' => {
13147 
                    'hdlNetAttributes' => [
13148 
                    ],
13149 
                  },
13150 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13151 
                  'width' => 32,
13152 
                },
13153 
                'from_register22_data_out_net' => {
13154 
                  'attributes' => {
13155 
                    'hdlNetAttributes' => [
13156 
                    ],
13157 
                  },
13158 
                  'hdlType' => 'std_logic',
13159 
                  'width' => 1,
13160 
                },
13161 
                'from_register22_data_out_net_x0' => {
13162 
                  'attributes' => {
13163 
                    'hdlNetAttributes' => [
13164 
                    ],
13165 
                  },
13166 
                  'hdlType' => 'std_logic',
13167 
                  'width' => 1,
13168 
                },
13169 
                'from_register23_data_out_net' => {
13170 
                  'attributes' => {
13171 
                    'hdlNetAttributes' => [
13172 
                    ],
13173 
                  },
13174 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13175 
                  'width' => 32,
13176 
                },
13177 
                'from_register23_data_out_net_x0' => {
13178 
                  'attributes' => {
13179 
                    'hdlNetAttributes' => [
13180 
                    ],
13181 
                  },
13182 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13183 
                  'width' => 32,
13184 
                },
13185 
                'from_register24_data_out_net' => {
13186 
                  'attributes' => {
13187 
                    'hdlNetAttributes' => [
13188 
                    ],
13189 
                  },
13190 
                  'hdlType' => 'std_logic',
13191 
                  'width' => 1,
13192 
                },
13193 
                'from_register24_data_out_net_x0' => {
13194 
                  'attributes' => {
13195 
                    'hdlNetAttributes' => [
13196 
                    ],
13197 
                  },
13198 
                  'hdlType' => 'std_logic',
13199 
                  'width' => 1,
13200 
                },
13201 
                'from_register25_data_out_net' => {
13202 
                  'attributes' => {
13203 
                    'hdlNetAttributes' => [
13204 
                    ],
13205 
                  },
13206 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13207 
                  'width' => 32,
13208 
                },
13209 
                'from_register25_data_out_net_x0' => {
13210 
                  'attributes' => {
13211 
                    'hdlNetAttributes' => [
13212 
                    ],
13213 
                  },
13214 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13215 
                  'width' => 32,
13216 
                },
13217 
                'from_register26_data_out_net' => {
13218 
                  'attributes' => {
13219 
                    'hdlNetAttributes' => [
13220 
                    ],
13221 
                  },
13222 
                  'hdlType' => 'std_logic',
13223 
                  'width' => 1,
13224 
                },
13225 
                'from_register26_data_out_net_x0' => {
13226 
                  'attributes' => {
13227 
                    'hdlNetAttributes' => [
13228 
                    ],
13229 
                  },
13230 
                  'hdlType' => 'std_logic',
13231 
                  'width' => 1,
13232 
                },
13233 
                'from_register27_data_out_net' => {
13234 
                  'attributes' => {
13235 
                    'hdlNetAttributes' => [
13236 
                    ],
13237 
                  },
13238 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13239 
                  'width' => 32,
13240 
                },
13241 
                'from_register27_data_out_net_x0' => {
13242 
                  'attributes' => {
13243 
                    'hdlNetAttributes' => [
13244 
                    ],
13245 
                  },
13246 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13247 
                  'width' => 32,
13248 
                },
13249 
                'from_register28_data_out_net' => {
13250 
                  'attributes' => {
13251 
                    'hdlNetAttributes' => [
13252 
                    ],
13253 
                  },
13254 
                  'hdlType' => 'std_logic',
13255 
                  'width' => 1,
13256 
                },
13257 
                'from_register28_data_out_net_x0' => {
13258 
                  'attributes' => {
13259 
                    'hdlNetAttributes' => [
13260 
                    ],
13261 
                  },
13262 
                  'hdlType' => 'std_logic',
13263 
                  'width' => 1,
13264 
                },
13265 
                'from_register2_data_out_net' => {
13266 
                  'attributes' => {
13267 
                    'hdlNetAttributes' => [
13268 
                    ],
13269 
                  },
13270 
                  'hdlType' => 'std_logic',
13271 
                  'width' => 1,
13272 
                },
13273 
                'from_register2_data_out_net_x0' => {
13274 
                  'attributes' => {
13275 
                    'hdlNetAttributes' => [
13276 
                    ],
13277 
                  },
13278 
                  'hdlType' => 'std_logic',
13279 
                  'width' => 1,
13280 
                },
13281 
                'from_register3_data_out_net' => {
13282 
                  'attributes' => {
13283 
                    'hdlNetAttributes' => [
13284 
                    ],
13285 
                  },
13286 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13287 
                  'width' => 32,
13288 
                },
13289 
                'from_register3_data_out_net_x0' => {
13290 
                  'attributes' => {
13291 
                    'hdlNetAttributes' => [
13292 
                    ],
13293 
                  },
13294 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13295 
                  'width' => 32,
13296 
                },
13297 
                'from_register4_data_out_net' => {
13298 
                  'attributes' => {
13299 
                    'hdlNetAttributes' => [
13300 
                    ],
13301 
                  },
13302 
                  'hdlType' => 'std_logic',
13303 
                  'width' => 1,
13304 
                },
13305 
                'from_register4_data_out_net_x0' => {
13306 
                  'attributes' => {
13307 
                    'hdlNetAttributes' => [
13308 
                    ],
13309 
                  },
13310 
                  'hdlType' => 'std_logic',
13311 
                  'width' => 1,
13312 
                },
13313 
                'from_register5_data_out_net' => {
13314 
                  'attributes' => {
13315 
                    'hdlNetAttributes' => [
13316 
                    ],
13317 
                  },
13318 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13319 
                  'width' => 32,
13320 
                },
13321 
                'from_register5_data_out_net_x0' => {
13322 
                  'attributes' => {
13323 
                    'hdlNetAttributes' => [
13324 
                    ],
13325 
                  },
13326 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13327 
                  'width' => 32,
13328 
                },
13329 
                'from_register6_data_out_net' => {
13330 
                  'attributes' => {
13331 
                    'hdlNetAttributes' => [
13332 
                    ],
13333 
                  },
13334 
                  'hdlType' => 'std_logic',
13335 
                  'width' => 1,
13336 
                },
13337 
                'from_register6_data_out_net_x0' => {
13338 
                  'attributes' => {
13339 
                    'hdlNetAttributes' => [
13340 
                    ],
13341 
                  },
13342 
                  'hdlType' => 'std_logic',
13343 
                  'width' => 1,
13344 
                },
13345 
                'from_register7_data_out_net' => {
13346 
                  'attributes' => {
13347 
                    'hdlNetAttributes' => [
13348 
                    ],
13349 
                  },
13350 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13351 
                  'width' => 32,
13352 
                },
13353 
                'from_register7_data_out_net_x0' => {
13354 
                  'attributes' => {
13355 
                    'hdlNetAttributes' => [
13356 
                    ],
13357 
                  },
13358 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13359 
                  'width' => 32,
13360 
                },
13361 
                'from_register8_data_out_net' => {
13362 
                  'attributes' => {
13363 
                    'hdlNetAttributes' => [
13364 
                    ],
13365 
                  },
13366 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13367 
                  'width' => 32,
13368 
                },
13369 
                'from_register8_data_out_net_x0' => {
13370 
                  'attributes' => {
13371 
                    'hdlNetAttributes' => [
13372 
                    ],
13373 
                  },
13374 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13375 
                  'width' => 32,
13376 
                },
13377 
                'from_register9_data_out_net' => {
13378 
                  'attributes' => {
13379 
                    'hdlNetAttributes' => [
13380 
                    ],
13381 
                  },
13382 
                  'hdlType' => 'std_logic',
13383 
                  'width' => 1,
13384 
                },
13385 
                'from_register9_data_out_net_x0' => {
13386 
                  'attributes' => {
13387 
                    'hdlNetAttributes' => [
13388 
                    ],
13389 
                  },
13390 
                  'hdlType' => 'std_logic',
13391 
                  'width' => 1,
13392 
                },
13393 
                'persistentdff_inst_q' => {
13394 
                  'attributes' => {
13395 
                    'hdlNetAttributes' => [
13396 
                      [
13397 
                        'syn_keep',
13398 
                        'boolean',
13399 
                        'true',
13400 
                      ],
13401 
                      [
13402 
                        'keep',
13403 
                        'boolean',
13404 
                        'true',
13405 
                      ],
13406 
                      [
13407 
                        'preserve_signal',
13408 
                        'boolean',
13409 
                        'true',
13410 
                      ],
13411 
                    ],
13412 
                  },
13413 
                  'hdlType' => 'std_logic',
13414 
                  'width' => 1,
13415 
                },
13416 
                'reg01_td_net' => {
13417 
                  'attributes' => {
13418 
                    'hdlNetAttributes' => [
13419 
                    ],
13420 
                  },
13421 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13422 
                  'width' => 32,
13423 
                },
13424 
                'reg01_td_net_x0' => {
13425 
                  'attributes' => {
13426 
                    'hdlNetAttributes' => [
13427 
                    ],
13428 
                  },
13429 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13430 
                  'width' => 32,
13431 
                },
13432 
                'reg01_tv_net' => {
13433 
                  'attributes' => {
13434 
                    'hdlNetAttributes' => [
13435 
                    ],
13436 
                  },
13437 
                  'hdlType' => 'std_logic',
13438 
                  'width' => 1,
13439 
                },
13440 
                'reg01_tv_net_x0' => {
13441 
                  'attributes' => {
13442 
                    'hdlNetAttributes' => [
13443 
                    ],
13444 
                  },
13445 
                  'hdlType' => 'std_logic',
13446 
                  'width' => 1,
13447 
                },
13448 
                'reg02_td_net' => {
13449 
                  'attributes' => {
13450 
                    'hdlNetAttributes' => [
13451 
                    ],
13452 
                  },
13453 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13454 
                  'width' => 32,
13455 
                },
13456 
                'reg02_td_net_x0' => {
13457 
                  'attributes' => {
13458 
                    'hdlNetAttributes' => [
13459 
                    ],
13460 
                  },
13461 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13462 
                  'width' => 32,
13463 
                },
13464 
                'reg02_tv_net' => {
13465 
                  'attributes' => {
13466 
                    'hdlNetAttributes' => [
13467 
                    ],
13468 
                  },
13469 
                  'hdlType' => 'std_logic',
13470 
                  'width' => 1,
13471 
                },
13472 
                'reg02_tv_net_x0' => {
13473 
                  'attributes' => {
13474 
                    'hdlNetAttributes' => [
13475 
                    ],
13476 
                  },
13477 
                  'hdlType' => 'std_logic',
13478 
                  'width' => 1,
13479 
                },
13480 
                'reg03_td_net' => {
13481 
                  'attributes' => {
13482 
                    'hdlNetAttributes' => [
13483 
                    ],
13484 
                  },
13485 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13486 
                  'width' => 32,
13487 
                },
13488 
                'reg03_td_net_x0' => {
13489 
                  'attributes' => {
13490 
                    'hdlNetAttributes' => [
13491 
                    ],
13492 
                  },
13493 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13494 
                  'width' => 32,
13495 
                },
13496 
                'reg03_tv_net' => {
13497 
                  'attributes' => {
13498 
                    'hdlNetAttributes' => [
13499 
                    ],
13500 
                  },
13501 
                  'hdlType' => 'std_logic',
13502 
                  'width' => 1,
13503 
                },
13504 
                'reg03_tv_net_x0' => {
13505 
                  'attributes' => {
13506 
                    'hdlNetAttributes' => [
13507 
                    ],
13508 
                  },
13509 
                  'hdlType' => 'std_logic',
13510 
                  'width' => 1,
13511 
                },
13512 
                'reg04_td_net' => {
13513 
                  'attributes' => {
13514 
                    'hdlNetAttributes' => [
13515 
                    ],
13516 
                  },
13517 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13518 
                  'width' => 32,
13519 
                },
13520 
                'reg04_td_net_x0' => {
13521 
                  'attributes' => {
13522 
                    'hdlNetAttributes' => [
13523 
                    ],
13524 
                  },
13525 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13526 
                  'width' => 32,
13527 
                },
13528 
                'reg04_tv_net' => {
13529 
                  'attributes' => {
13530 
                    'hdlNetAttributes' => [
13531 
                    ],
13532 
                  },
13533 
                  'hdlType' => 'std_logic',
13534 
                  'width' => 1,
13535 
                },
13536 
                'reg04_tv_net_x0' => {
13537 
                  'attributes' => {
13538 
                    'hdlNetAttributes' => [
13539 
                    ],
13540 
                  },
13541 
                  'hdlType' => 'std_logic',
13542 
                  'width' => 1,
13543 
                },
13544 
                'reg05_td_net' => {
13545 
                  'attributes' => {
13546 
                    'hdlNetAttributes' => [
13547 
                    ],
13548 
                  },
13549 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13550 
                  'width' => 32,
13551 
                },
13552 
                'reg05_td_net_x0' => {
13553 
                  'attributes' => {
13554 
                    'hdlNetAttributes' => [
13555 
                    ],
13556 
                  },
13557 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13558 
                  'width' => 32,
13559 
                },
13560 
                'reg05_tv_net' => {
13561 
                  'attributes' => {
13562 
                    'hdlNetAttributes' => [
13563 
                    ],
13564 
                  },
13565 
                  'hdlType' => 'std_logic',
13566 
                  'width' => 1,
13567 
                },
13568 
                'reg05_tv_net_x0' => {
13569 
                  'attributes' => {
13570 
                    'hdlNetAttributes' => [
13571 
                    ],
13572 
                  },
13573 
                  'hdlType' => 'std_logic',
13574 
                  'width' => 1,
13575 
                },
13576 
                'reg06_td_net' => {
13577 
                  'attributes' => {
13578 
                    'hdlNetAttributes' => [
13579 
                    ],
13580 
                  },
13581 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13582 
                  'width' => 32,
13583 
                },
13584 
                'reg06_td_net_x0' => {
13585 
                  'attributes' => {
13586 
                    'hdlNetAttributes' => [
13587 
                    ],
13588 
                  },
13589 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13590 
                  'width' => 32,
13591 
                },
13592 
                'reg06_tv_net' => {
13593 
                  'attributes' => {
13594 
                    'hdlNetAttributes' => [
13595 
                    ],
13596 
                  },
13597 
                  'hdlType' => 'std_logic',
13598 
                  'width' => 1,
13599 
                },
13600 
                'reg06_tv_net_x0' => {
13601 
                  'attributes' => {
13602 
                    'hdlNetAttributes' => [
13603 
                    ],
13604 
                  },
13605 
                  'hdlType' => 'std_logic',
13606 
                  'width' => 1,
13607 
                },
13608 
                'reg07_td_net' => {
13609 
                  'attributes' => {
13610 
                    'hdlNetAttributes' => [
13611 
                    ],
13612 
                  },
13613 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13614 
                  'width' => 32,
13615 
                },
13616 
                'reg07_td_net_x0' => {
13617 
                  'attributes' => {
13618 
                    'hdlNetAttributes' => [
13619 
                    ],
13620 
                  },
13621 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13622 
                  'width' => 32,
13623 
                },
13624 
                'reg07_tv_net' => {
13625 
                  'attributes' => {
13626 
                    'hdlNetAttributes' => [
13627 
                    ],
13628 
                  },
13629 
                  'hdlType' => 'std_logic',
13630 
                  'width' => 1,
13631 
                },
13632 
                'reg07_tv_net_x0' => {
13633 
                  'attributes' => {
13634 
                    'hdlNetAttributes' => [
13635 
                    ],
13636 
                  },
13637 
                  'hdlType' => 'std_logic',
13638 
                  'width' => 1,
13639 
                },
13640 
                'reg08_td_net' => {
13641 
                  'attributes' => {
13642 
                    'hdlNetAttributes' => [
13643 
                    ],
13644 
                  },
13645 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13646 
                  'width' => 32,
13647 
                },
13648 
                'reg08_td_net_x0' => {
13649 
                  'attributes' => {
13650 
                    'hdlNetAttributes' => [
13651 
                    ],
13652 
                  },
13653 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13654 
                  'width' => 32,
13655 
                },
13656 
                'reg08_tv_net' => {
13657 
                  'attributes' => {
13658 
                    'hdlNetAttributes' => [
13659 
                    ],
13660 
                  },
13661 
                  'hdlType' => 'std_logic',
13662 
                  'width' => 1,
13663 
                },
13664 
                'reg08_tv_net_x0' => {
13665 
                  'attributes' => {
13666 
                    'hdlNetAttributes' => [
13667 
                    ],
13668 
                  },
13669 
                  'hdlType' => 'std_logic',
13670 
                  'width' => 1,
13671 
                },
13672 
                'reg09_td_net' => {
13673 
                  'attributes' => {
13674 
                    'hdlNetAttributes' => [
13675 
                    ],
13676 
                  },
13677 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13678 
                  'width' => 32,
13679 
                },
13680 
                'reg09_td_net_x0' => {
13681 
                  'attributes' => {
13682 
                    'hdlNetAttributes' => [
13683 
                    ],
13684 
                  },
13685 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13686 
                  'width' => 32,
13687 
                },
13688 
                'reg09_tv_net' => {
13689 
                  'attributes' => {
13690 
                    'hdlNetAttributes' => [
13691 
                    ],
13692 
                  },
13693 
                  'hdlType' => 'std_logic',
13694 
                  'width' => 1,
13695 
                },
13696 
                'reg09_tv_net_x0' => {
13697 
                  'attributes' => {
13698 
                    'hdlNetAttributes' => [
13699 
                    ],
13700 
                  },
13701 
                  'hdlType' => 'std_logic',
13702 
                  'width' => 1,
13703 
                },
13704 
                'reg10_td_net' => {
13705 
                  'attributes' => {
13706 
                    'hdlNetAttributes' => [
13707 
                    ],
13708 
                  },
13709 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13710 
                  'width' => 32,
13711 
                },
13712 
                'reg10_td_net_x0' => {
13713 
                  'attributes' => {
13714 
                    'hdlNetAttributes' => [
13715 
                    ],
13716 
                  },
13717 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13718 
                  'width' => 32,
13719 
                },
13720 
                'reg10_tv_net' => {
13721 
                  'attributes' => {
13722 
                    'hdlNetAttributes' => [
13723 
                    ],
13724 
                  },
13725 
                  'hdlType' => 'std_logic',
13726 
                  'width' => 1,
13727 
                },
13728 
                'reg10_tv_net_x0' => {
13729 
                  'attributes' => {
13730 
                    'hdlNetAttributes' => [
13731 
                    ],
13732 
                  },
13733 
                  'hdlType' => 'std_logic',
13734 
                  'width' => 1,
13735 
                },
13736 
                'reg11_td_net' => {
13737 
                  'attributes' => {
13738 
                    'hdlNetAttributes' => [
13739 
                    ],
13740 
                  },
13741 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13742 
                  'width' => 32,
13743 
                },
13744 
                'reg11_td_net_x0' => {
13745 
                  'attributes' => {
13746 
                    'hdlNetAttributes' => [
13747 
                    ],
13748 
                  },
13749 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13750 
                  'width' => 32,
13751 
                },
13752 
                'reg11_tv_net' => {
13753 
                  'attributes' => {
13754 
                    'hdlNetAttributes' => [
13755 
                    ],
13756 
                  },
13757 
                  'hdlType' => 'std_logic',
13758 
                  'width' => 1,
13759 
                },
13760 
                'reg11_tv_net_x0' => {
13761 
                  'attributes' => {
13762 
                    'hdlNetAttributes' => [
13763 
                    ],
13764 
                  },
13765 
                  'hdlType' => 'std_logic',
13766 
                  'width' => 1,
13767 
                },
13768 
                'reg12_td_net' => {
13769 
                  'attributes' => {
13770 
                    'hdlNetAttributes' => [
13771 
                    ],
13772 
                  },
13773 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13774 
                  'width' => 32,
13775 
                },
13776 
                'reg12_td_net_x0' => {
13777 
                  'attributes' => {
13778 
                    'hdlNetAttributes' => [
13779 
                    ],
13780 
                  },
13781 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13782 
                  'width' => 32,
13783 
                },
13784 
                'reg12_tv_net' => {
13785 
                  'attributes' => {
13786 
                    'hdlNetAttributes' => [
13787 
                    ],
13788 
                  },
13789 
                  'hdlType' => 'std_logic',
13790 
                  'width' => 1,
13791 
                },
13792 
                'reg12_tv_net_x0' => {
13793 
                  'attributes' => {
13794 
                    'hdlNetAttributes' => [
13795 
                    ],
13796 
                  },
13797 
                  'hdlType' => 'std_logic',
13798 
                  'width' => 1,
13799 
                },
13800 
                'reg13_td_net' => {
13801 
                  'attributes' => {
13802 
                    'hdlNetAttributes' => [
13803 
                    ],
13804 
                  },
13805 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13806 
                  'width' => 32,
13807 
                },
13808 
                'reg13_td_net_x0' => {
13809 
                  'attributes' => {
13810 
                    'hdlNetAttributes' => [
13811 
                    ],
13812 
                  },
13813 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13814 
                  'width' => 32,
13815 
                },
13816 
                'reg13_tv_net' => {
13817 
                  'attributes' => {
13818 
                    'hdlNetAttributes' => [
13819 
                    ],
13820 
                  },
13821 
                  'hdlType' => 'std_logic',
13822 
                  'width' => 1,
13823 
                },
13824 
                'reg13_tv_net_x0' => {
13825 
                  'attributes' => {
13826 
                    'hdlNetAttributes' => [
13827 
                    ],
13828 
                  },
13829 
                  'hdlType' => 'std_logic',
13830 
                  'width' => 1,
13831 
                },
13832 
                'reg14_td_net' => {
13833 
                  'attributes' => {
13834 
                    'hdlNetAttributes' => [
13835 
                    ],
13836 
                  },
13837 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13838 
                  'width' => 32,
13839 
                },
13840 
                'reg14_td_net_x0' => {
13841 
                  'attributes' => {
13842 
                    'hdlNetAttributes' => [
13843 
                    ],
13844 
                  },
13845 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13846 
                  'width' => 32,
13847 
                },
13848 
                'reg14_tv_net' => {
13849 
                  'attributes' => {
13850 
                    'hdlNetAttributes' => [
13851 
                    ],
13852 
                  },
13853 
                  'hdlType' => 'std_logic',
13854 
                  'width' => 1,
13855 
                },
13856 
                'reg14_tv_net_x0' => {
13857 
                  'attributes' => {
13858 
                    'hdlNetAttributes' => [
13859 
                    ],
13860 
                  },
13861 
                  'hdlType' => 'std_logic',
13862 
                  'width' => 1,
13863 
                },
13864 
                'to_register10_dout_net' => {
13865 
                  'attributes' => {
13866 
                    'hdlNetAttributes' => [
13867 
                    ],
13868 
                  },
13869 
                  'hdlType' => 'std_logic',
13870 
                  'width' => 1,
13871 
                },
13872 
                'to_register11_dout_net' => {
13873 
                  'attributes' => {
13874 
                    'hdlNetAttributes' => [
13875 
                    ],
13876 
                  },
13877 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13878 
                  'width' => 32,
13879 
                },
13880 
                'to_register12_dout_net' => {
13881 
                  'attributes' => {
13882 
                    'hdlNetAttributes' => [
13883 
                    ],
13884 
                  },
13885 
                  'hdlType' => 'std_logic',
13886 
                  'width' => 1,
13887 
                },
13888 
                'to_register13_dout_net' => {
13889 
                  'attributes' => {
13890 
                    'hdlNetAttributes' => [
13891 
                    ],
13892 
                  },
13893 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13894 
                  'width' => 32,
13895 
                },
13896 
                'to_register14_dout_net' => {
13897 
                  'attributes' => {
13898 
                    'hdlNetAttributes' => [
13899 
                    ],
13900 
                  },
13901 
                  'hdlType' => 'std_logic',
13902 
                  'width' => 1,
13903 
                },
13904 
                'to_register15_dout_net' => {
13905 
                  'attributes' => {
13906 
                    'hdlNetAttributes' => [
13907 
                    ],
13908 
                  },
13909 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13910 
                  'width' => 32,
13911 
                },
13912 
                'to_register16_dout_net' => {
13913 
                  'attributes' => {
13914 
                    'hdlNetAttributes' => [
13915 
                    ],
13916 
                  },
13917 
                  'hdlType' => 'std_logic',
13918 
                  'width' => 1,
13919 
                },
13920 
                'to_register17_dout_net' => {
13921 
                  'attributes' => {
13922 
                    'hdlNetAttributes' => [
13923 
                    ],
13924 
                  },
13925 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13926 
                  'width' => 32,
13927 
                },
13928 
                'to_register18_dout_net' => {
13929 
                  'attributes' => {
13930 
                    'hdlNetAttributes' => [
13931 
                    ],
13932 
                  },
13933 
                  'hdlType' => 'std_logic',
13934 
                  'width' => 1,
13935 
                },
13936 
                'to_register19_dout_net' => {
13937 
                  'attributes' => {
13938 
                    'hdlNetAttributes' => [
13939 
                    ],
13940 
                  },
13941 
                  'hdlType' => 'std_logic',
13942 
                  'width' => 1,
13943 
                },
13944 
                'to_register1_dout_net' => {
13945 
                  'attributes' => {
13946 
                    'hdlNetAttributes' => [
13947 
                    ],
13948 
                  },
13949 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13950 
                  'width' => 32,
13951 
                },
13952 
                'to_register20_dout_net' => {
13953 
                  'attributes' => {
13954 
                    'hdlNetAttributes' => [
13955 
                    ],
13956 
                  },
13957 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13958 
                  'width' => 32,
13959 
                },
13960 
                'to_register21_dout_net' => {
13961 
                  'attributes' => {
13962 
                    'hdlNetAttributes' => [
13963 
                    ],
13964 
                  },
13965 
                  'hdlType' => 'std_logic',
13966 
                  'width' => 1,
13967 
                },
13968 
                'to_register22_dout_net' => {
13969 
                  'attributes' => {
13970 
                    'hdlNetAttributes' => [
13971 
                    ],
13972 
                  },
13973 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13974 
                  'width' => 32,
13975 
                },
13976 
                'to_register23_dout_net' => {
13977 
                  'attributes' => {
13978 
                    'hdlNetAttributes' => [
13979 
                    ],
13980 
                  },
13981 
                  'hdlType' => 'std_logic',
13982 
                  'width' => 1,
13983 
                },
13984 
                'to_register24_dout_net' => {
13985 
                  'attributes' => {
13986 
                    'hdlNetAttributes' => [
13987 
                    ],
13988 
                  },
13989 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
13990 
                  'width' => 32,
13991 
                },
13992 
                'to_register25_dout_net' => {
13993 
                  'attributes' => {
13994 
                    'hdlNetAttributes' => [
13995 
                    ],
13996 
                  },
13997 
                  'hdlType' => 'std_logic',
13998 
                  'width' => 1,
13999 
                },
14000 
                'to_register26_dout_net' => {
14001 
                  'attributes' => {
14002 
                    'hdlNetAttributes' => [
14003 
                    ],
14004 
                  },
14005 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14006 
                  'width' => 32,
14007 
                },
14008 
                'to_register27_dout_net' => {
14009 
                  'attributes' => {
14010 
                    'hdlNetAttributes' => [
14011 
                    ],
14012 
                  },
14013 
                  'hdlType' => 'std_logic',
14014 
                  'width' => 1,
14015 
                },
14016 
                'to_register28_dout_net' => {
14017 
                  'attributes' => {
14018 
                    'hdlNetAttributes' => [
14019 
                    ],
14020 
                  },
14021 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14022 
                  'width' => 32,
14023 
                },
14024 
                'to_register29_dout_net' => {
14025 
                  'attributes' => {
14026 
                    'hdlNetAttributes' => [
14027 
                    ],
14028 
                  },
14029 
                  'hdlType' => 'std_logic',
14030 
                  'width' => 1,
14031 
                },
14032 
                'to_register2_dout_net' => {
14033 
                  'attributes' => {
14034 
                    'hdlNetAttributes' => [
14035 
                    ],
14036 
                  },
14037 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14038 
                  'width' => 32,
14039 
                },
14040 
                'to_register30_dout_net' => {
14041 
                  'attributes' => {
14042 
                    'hdlNetAttributes' => [
14043 
                    ],
14044 
                  },
14045 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14046 
                  'width' => 32,
14047 
                },
14048 
                'to_register31_dout_net' => {
14049 
                  'attributes' => {
14050 
                    'hdlNetAttributes' => [
14051 
                    ],
14052 
                  },
14053 
                  'hdlType' => 'std_logic',
14054 
                  'width' => 1,
14055 
                },
14056 
                'to_register32_dout_net' => {
14057 
                  'attributes' => {
14058 
                    'hdlNetAttributes' => [
14059 
                    ],
14060 
                  },
14061 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14062 
                  'width' => 32,
14063 
                },
14064 
                'to_register33_dout_net' => {
14065 
                  'attributes' => {
14066 
                    'hdlNetAttributes' => [
14067 
                    ],
14068 
                  },
14069 
                  'hdlType' => 'std_logic',
14070 
                  'width' => 1,
14071 
                },
14072 
                'to_register34_dout_net' => {
14073 
                  'attributes' => {
14074 
                    'hdlNetAttributes' => [
14075 
                    ],
14076 
                  },
14077 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14078 
                  'width' => 32,
14079 
                },
14080 
                'to_register3_dout_net' => {
14081 
                  'attributes' => {
14082 
                    'hdlNetAttributes' => [
14083 
                    ],
14084 
                  },
14085 
                  'hdlType' => 'std_logic',
14086 
                  'width' => 1,
14087 
                },
14088 
                'to_register4_dout_net' => {
14089 
                  'attributes' => {
14090 
                    'hdlNetAttributes' => [
14091 
                    ],
14092 
                  },
14093 
                  'hdlType' => 'std_logic',
14094 
                  'width' => 1,
14095 
                },
14096 
                'to_register5_dout_net' => {
14097 
                  'attributes' => {
14098 
                    'hdlNetAttributes' => [
14099 
                    ],
14100 
                  },
14101 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14102 
                  'width' => 32,
14103 
                },
14104 
                'to_register6_dout_net' => {
14105 
                  'attributes' => {
14106 
                    'hdlNetAttributes' => [
14107 
                    ],
14108 
                  },
14109 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14110 
                  'width' => 32,
14111 
                },
14112 
                'to_register7_dout_net' => {
14113 
                  'attributes' => {
14114 
                    'hdlNetAttributes' => [
14115 
                    ],
14116 
                  },
14117 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14118 
                  'width' => 32,
14119 
                },
14120 
                'to_register8_dout_net' => {
14121 
                  'attributes' => {
14122 
                    'hdlNetAttributes' => [
14123 
                    ],
14124 
                  },
14125 
                  'hdlType' => 'std_logic',
14126 
                  'width' => 1,
14127 
                },
14128 
                'to_register9_dout_net' => {
14129 
                  'attributes' => {
14130 
                    'hdlNetAttributes' => [
14131 
                    ],
14132 
                  },
14133 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14134 
                  'width' => 32,
14135 
                },
14136 
              },
14137 
              'ports' => {
14138 
                'ce' => {
14139 
                  'attributes' => {
14140 
                    'defaultHdlValue' => '\'1\'',
14141 
                    'domain' => 'default',
14142 
                    'group' => 4,
14143 
                    'isCe' => 1,
14144 
                    'period' => 1,
14145 
                  },
14146 
                  'direction' => 'in',
14147 
                  'hdlType' => 'std_logic',
14148 
                  'width' => 1,
14149 
                },
14150 
                'clk' => {
14151 
                  'attributes' => {
14152 
                    'domain' => 'default',
14153 
                    'group' => 4,
14154 
                    'isClk' => 1,
14155 
                    'period' => 1,
14156 
                    'type' => 'logic',
14157 
                  },
14158 
                  'direction' => 'in',
14159 
                  'hdlType' => 'std_logic',
14160 
                  'width' => 1,
14161 
                },
14162 
                'debug_in_1i' => {
14163 
                  'attributes' => {
14164 
                    'bin_pt' => 0,
14165 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
14166 
                    'is_floating_block' => 1,
14167 
                    'is_gateway_port' => 1,
14168 
                    'must_be_hdl_vector' => 1,
14169 
                    'period' => 1,
14170 
                    'port_id' => 0,
14171 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i/debug_in_1i',
14172 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_1i',
14173 
                    'timingConstraint' => 'none',
14174 
                    'type' => 'UFix_32_0',
14175 
                  },
14176 
                  'direction' => 'in',
14177 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14178 
                  'width' => 32,
14179 
                },
14180 
                'debug_in_2i' => {
14181 
                  'attributes' => {
14182 
                    'bin_pt' => 0,
14183 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
14184 
                    'is_floating_block' => 1,
14185 
                    'is_gateway_port' => 1,
14186 
                    'must_be_hdl_vector' => 1,
14187 
                    'period' => 1,
14188 
                    'port_id' => 0,
14189 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i/debug_in_2i',
14190 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_2i',
14191 
                    'timingConstraint' => 'none',
14192 
                    'type' => 'UFix_32_0',
14193 
                  },
14194 
                  'direction' => 'in',
14195 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14196 
                  'width' => 32,
14197 
                },
14198 
                'debug_in_3i' => {
14199 
                  'attributes' => {
14200 
                    'bin_pt' => 0,
14201 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
14202 
                    'is_floating_block' => 1,
14203 
                    'is_gateway_port' => 1,
14204 
                    'must_be_hdl_vector' => 1,
14205 
                    'period' => 1,
14206 
                    'port_id' => 0,
14207 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i/debug_in_3i',
14208 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_3i',
14209 
                    'timingConstraint' => 'none',
14210 
                    'type' => 'UFix_32_0',
14211 
                  },
14212 
                  'direction' => 'in',
14213 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14214 
                  'width' => 32,
14215 
                },
14216 
                'debug_in_4i' => {
14217 
                  'attributes' => {
14218 
                    'bin_pt' => 0,
14219 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
14220 
                    'is_floating_block' => 1,
14221 
                    'is_gateway_port' => 1,
14222 
                    'must_be_hdl_vector' => 1,
14223 
                    'period' => 1,
14224 
                    'port_id' => 0,
14225 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i/debug_in_4i',
14226 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/debug_in_4i',
14227 
                    'timingConstraint' => 'none',
14228 
                    'type' => 'UFix_32_0',
14229 
                  },
14230 
                  'direction' => 'in',
14231 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14232 
                  'width' => 32,
14233 
                },
14234 
                'dma_host2board_busy' => {
14235 
                  'attributes' => {
14236 
                    'bin_pt' => 0,
14237 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
14238 
                    'is_floating_block' => 1,
14239 
                    'is_gateway_port' => 1,
14240 
                    'must_be_hdl_vector' => 1,
14241 
                    'period' => 1,
14242 
                    'port_id' => 0,
14243 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy/DMA_Host2Board_Busy',
14244 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Busy',
14245 
                    'timingConstraint' => 'none',
14246 
                    'type' => 'UFix_1_0',
14247 
                  },
14248 
                  'direction' => 'in',
14249 
                  'hdlType' => 'std_logic',
14250 
                  'width' => 1,
14251 
                },
14252 
                'dma_host2board_done' => {
14253 
                  'attributes' => {
14254 
                    'bin_pt' => 0,
14255 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
14256 
                    'is_floating_block' => 1,
14257 
                    'is_gateway_port' => 1,
14258 
                    'must_be_hdl_vector' => 1,
14259 
                    'period' => 1,
14260 
                    'port_id' => 0,
14261 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done/DMA_Host2Board_Done',
14262 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/DMA_Host2Board_Done',
14263 
                    'timingConstraint' => 'none',
14264 
                    'type' => 'UFix_1_0',
14265 
                  },
14266 
                  'direction' => 'in',
14267 
                  'hdlType' => 'std_logic',
14268 
                  'width' => 1,
14269 
                },
14270 
                'from_register10_data_out' => {
14271 
                  'attributes' => {
14272 
                    'bin_pt' => 0,
14273 
                    'is_floating_block' => 1,
14274 
                    'must_be_hdl_vector' => 1,
14275 
                    'period' => 1,
14276 
                    'port_id' => 0,
14277 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register10/data_out',
14278 
                    'type' => 'UFix_32_0',
14279 
                  },
14280 
                  'direction' => 'in',
14281 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14282 
                  'width' => 32,
14283 
                },
14284 
                'from_register11_data_out' => {
14285 
                  'attributes' => {
14286 
                    'bin_pt' => 0,
14287 
                    'is_floating_block' => 1,
14288 
                    'must_be_hdl_vector' => 1,
14289 
                    'period' => 1,
14290 
                    'port_id' => 0,
14291 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register11/data_out',
14292 
                    'type' => 'UFix_32_0',
14293 
                  },
14294 
                  'direction' => 'in',
14295 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14296 
                  'width' => 32,
14297 
                },
14298 
                'from_register12_data_out' => {
14299 
                  'attributes' => {
14300 
                    'bin_pt' => 0,
14301 
                    'is_floating_block' => 1,
14302 
                    'must_be_hdl_vector' => 1,
14303 
                    'period' => 1,
14304 
                    'port_id' => 0,
14305 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register12/data_out',
14306 
                    'type' => 'UFix_1_0',
14307 
                  },
14308 
                  'direction' => 'in',
14309 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14310 
                  'width' => 1,
14311 
                },
14312 
                'from_register13_data_out' => {
14313 
                  'attributes' => {
14314 
                    'bin_pt' => 0,
14315 
                    'is_floating_block' => 1,
14316 
                    'must_be_hdl_vector' => 1,
14317 
                    'period' => 1,
14318 
                    'port_id' => 0,
14319 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register13/data_out',
14320 
                    'type' => 'UFix_32_0',
14321 
                  },
14322 
                  'direction' => 'in',
14323 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14324 
                  'width' => 32,
14325 
                },
14326 
                'from_register14_data_out' => {
14327 
                  'attributes' => {
14328 
                    'bin_pt' => 0,
14329 
                    'is_floating_block' => 1,
14330 
                    'must_be_hdl_vector' => 1,
14331 
                    'period' => 1,
14332 
                    'port_id' => 0,
14333 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register14/data_out',
14334 
                    'type' => 'UFix_1_0',
14335 
                  },
14336 
                  'direction' => 'in',
14337 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14338 
                  'width' => 1,
14339 
                },
14340 
                'from_register15_data_out' => {
14341 
                  'attributes' => {
14342 
                    'bin_pt' => 0,
14343 
                    'is_floating_block' => 1,
14344 
                    'must_be_hdl_vector' => 1,
14345 
                    'period' => 1,
14346 
                    'port_id' => 0,
14347 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register15/data_out',
14348 
                    'type' => 'UFix_32_0',
14349 
                  },
14350 
                  'direction' => 'in',
14351 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14352 
                  'width' => 32,
14353 
                },
14354 
                'from_register16_data_out' => {
14355 
                  'attributes' => {
14356 
                    'bin_pt' => 0,
14357 
                    'is_floating_block' => 1,
14358 
                    'must_be_hdl_vector' => 1,
14359 
                    'period' => 1,
14360 
                    'port_id' => 0,
14361 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register16/data_out',
14362 
                    'type' => 'UFix_1_0',
14363 
                  },
14364 
                  'direction' => 'in',
14365 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14366 
                  'width' => 1,
14367 
                },
14368 
                'from_register17_data_out' => {
14369 
                  'attributes' => {
14370 
                    'bin_pt' => 0,
14371 
                    'is_floating_block' => 1,
14372 
                    'must_be_hdl_vector' => 1,
14373 
                    'period' => 1,
14374 
                    'port_id' => 0,
14375 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register17/data_out',
14376 
                    'type' => 'UFix_32_0',
14377 
                  },
14378 
                  'direction' => 'in',
14379 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14380 
                  'width' => 32,
14381 
                },
14382 
                'from_register18_data_out' => {
14383 
                  'attributes' => {
14384 
                    'bin_pt' => 0,
14385 
                    'is_floating_block' => 1,
14386 
                    'must_be_hdl_vector' => 1,
14387 
                    'period' => 1,
14388 
                    'port_id' => 0,
14389 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register18/data_out',
14390 
                    'type' => 'UFix_1_0',
14391 
                  },
14392 
                  'direction' => 'in',
14393 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14394 
                  'width' => 1,
14395 
                },
14396 
                'from_register19_data_out' => {
14397 
                  'attributes' => {
14398 
                    'bin_pt' => 0,
14399 
                    'is_floating_block' => 1,
14400 
                    'must_be_hdl_vector' => 1,
14401 
                    'period' => 1,
14402 
                    'port_id' => 0,
14403 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register19/data_out',
14404 
                    'type' => 'UFix_32_0',
14405 
                  },
14406 
                  'direction' => 'in',
14407 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14408 
                  'width' => 32,
14409 
                },
14410 
                'from_register1_data_out' => {
14411 
                  'attributes' => {
14412 
                    'bin_pt' => 0,
14413 
                    'is_floating_block' => 1,
14414 
                    'must_be_hdl_vector' => 1,
14415 
                    'period' => 1,
14416 
                    'port_id' => 0,
14417 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register1/data_out',
14418 
                    'type' => 'UFix_1_0',
14419 
                  },
14420 
                  'direction' => 'in',
14421 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14422 
                  'width' => 1,
14423 
                },
14424 
                'from_register20_data_out' => {
14425 
                  'attributes' => {
14426 
                    'bin_pt' => 0,
14427 
                    'is_floating_block' => 1,
14428 
                    'must_be_hdl_vector' => 1,
14429 
                    'period' => 1,
14430 
                    'port_id' => 0,
14431 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register20/data_out',
14432 
                    'type' => 'UFix_1_0',
14433 
                  },
14434 
                  'direction' => 'in',
14435 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14436 
                  'width' => 1,
14437 
                },
14438 
                'from_register21_data_out' => {
14439 
                  'attributes' => {
14440 
                    'bin_pt' => 0,
14441 
                    'is_floating_block' => 1,
14442 
                    'must_be_hdl_vector' => 1,
14443 
                    'period' => 1,
14444 
                    'port_id' => 0,
14445 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register21/data_out',
14446 
                    'type' => 'UFix_32_0',
14447 
                  },
14448 
                  'direction' => 'in',
14449 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14450 
                  'width' => 32,
14451 
                },
14452 
                'from_register22_data_out' => {
14453 
                  'attributes' => {
14454 
                    'bin_pt' => 0,
14455 
                    'is_floating_block' => 1,
14456 
                    'must_be_hdl_vector' => 1,
14457 
                    'period' => 1,
14458 
                    'port_id' => 0,
14459 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register22/data_out',
14460 
                    'type' => 'UFix_1_0',
14461 
                  },
14462 
                  'direction' => 'in',
14463 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14464 
                  'width' => 1,
14465 
                },
14466 
                'from_register23_data_out' => {
14467 
                  'attributes' => {
14468 
                    'bin_pt' => 0,
14469 
                    'is_floating_block' => 1,
14470 
                    'must_be_hdl_vector' => 1,
14471 
                    'period' => 1,
14472 
                    'port_id' => 0,
14473 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register23/data_out',
14474 
                    'type' => 'UFix_32_0',
14475 
                  },
14476 
                  'direction' => 'in',
14477 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14478 
                  'width' => 32,
14479 
                },
14480 
                'from_register24_data_out' => {
14481 
                  'attributes' => {
14482 
                    'bin_pt' => 0,
14483 
                    'is_floating_block' => 1,
14484 
                    'must_be_hdl_vector' => 1,
14485 
                    'period' => 1,
14486 
                    'port_id' => 0,
14487 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register24/data_out',
14488 
                    'type' => 'UFix_1_0',
14489 
                  },
14490 
                  'direction' => 'in',
14491 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14492 
                  'width' => 1,
14493 
                },
14494 
                'from_register25_data_out' => {
14495 
                  'attributes' => {
14496 
                    'bin_pt' => 0,
14497 
                    'is_floating_block' => 1,
14498 
                    'must_be_hdl_vector' => 1,
14499 
                    'period' => 1,
14500 
                    'port_id' => 0,
14501 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register25/data_out',
14502 
                    'type' => 'UFix_32_0',
14503 
                  },
14504 
                  'direction' => 'in',
14505 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14506 
                  'width' => 32,
14507 
                },
14508 
                'from_register26_data_out' => {
14509 
                  'attributes' => {
14510 
                    'bin_pt' => 0,
14511 
                    'is_floating_block' => 1,
14512 
                    'must_be_hdl_vector' => 1,
14513 
                    'period' => 1,
14514 
                    'port_id' => 0,
14515 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register26/data_out',
14516 
                    'type' => 'UFix_1_0',
14517 
                  },
14518 
                  'direction' => 'in',
14519 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14520 
                  'width' => 1,
14521 
                },
14522 
                'from_register27_data_out' => {
14523 
                  'attributes' => {
14524 
                    'bin_pt' => 0,
14525 
                    'is_floating_block' => 1,
14526 
                    'must_be_hdl_vector' => 1,
14527 
                    'period' => 1,
14528 
                    'port_id' => 0,
14529 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register27/data_out',
14530 
                    'type' => 'UFix_32_0',
14531 
                  },
14532 
                  'direction' => 'in',
14533 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14534 
                  'width' => 32,
14535 
                },
14536 
                'from_register28_data_out' => {
14537 
                  'attributes' => {
14538 
                    'bin_pt' => 0,
14539 
                    'is_floating_block' => 1,
14540 
                    'must_be_hdl_vector' => 1,
14541 
                    'period' => 1,
14542 
                    'port_id' => 0,
14543 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register28/data_out',
14544 
                    'type' => 'UFix_1_0',
14545 
                  },
14546 
                  'direction' => 'in',
14547 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14548 
                  'width' => 1,
14549 
                },
14550 
                'from_register2_data_out' => {
14551 
                  'attributes' => {
14552 
                    'bin_pt' => 0,
14553 
                    'is_floating_block' => 1,
14554 
                    'must_be_hdl_vector' => 1,
14555 
                    'period' => 1,
14556 
                    'port_id' => 0,
14557 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register2/data_out',
14558 
                    'type' => 'UFix_1_0',
14559 
                  },
14560 
                  'direction' => 'in',
14561 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14562 
                  'width' => 1,
14563 
                },
14564 
                'from_register3_data_out' => {
14565 
                  'attributes' => {
14566 
                    'bin_pt' => 0,
14567 
                    'is_floating_block' => 1,
14568 
                    'must_be_hdl_vector' => 1,
14569 
                    'period' => 1,
14570 
                    'port_id' => 0,
14571 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register3/data_out',
14572 
                    'type' => 'UFix_32_0',
14573 
                  },
14574 
                  'direction' => 'in',
14575 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14576 
                  'width' => 32,
14577 
                },
14578 
                'from_register4_data_out' => {
14579 
                  'attributes' => {
14580 
                    'bin_pt' => 0,
14581 
                    'is_floating_block' => 1,
14582 
                    'must_be_hdl_vector' => 1,
14583 
                    'period' => 1,
14584 
                    'port_id' => 0,
14585 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register4/data_out',
14586 
                    'type' => 'UFix_1_0',
14587 
                  },
14588 
                  'direction' => 'in',
14589 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14590 
                  'width' => 1,
14591 
                },
14592 
                'from_register5_data_out' => {
14593 
                  'attributes' => {
14594 
                    'bin_pt' => 0,
14595 
                    'is_floating_block' => 1,
14596 
                    'must_be_hdl_vector' => 1,
14597 
                    'period' => 1,
14598 
                    'port_id' => 0,
14599 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register5/data_out',
14600 
                    'type' => 'UFix_32_0',
14601 
                  },
14602 
                  'direction' => 'in',
14603 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14604 
                  'width' => 32,
14605 
                },
14606 
                'from_register6_data_out' => {
14607 
                  'attributes' => {
14608 
                    'bin_pt' => 0,
14609 
                    'is_floating_block' => 1,
14610 
                    'must_be_hdl_vector' => 1,
14611 
                    'period' => 1,
14612 
                    'port_id' => 0,
14613 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register6/data_out',
14614 
                    'type' => 'UFix_1_0',
14615 
                  },
14616 
                  'direction' => 'in',
14617 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14618 
                  'width' => 1,
14619 
                },
14620 
                'from_register7_data_out' => {
14621 
                  'attributes' => {
14622 
                    'bin_pt' => 0,
14623 
                    'is_floating_block' => 1,
14624 
                    'must_be_hdl_vector' => 1,
14625 
                    'period' => 1,
14626 
                    'port_id' => 0,
14627 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register7/data_out',
14628 
                    'type' => 'UFix_32_0',
14629 
                  },
14630 
                  'direction' => 'in',
14631 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14632 
                  'width' => 32,
14633 
                },
14634 
                'from_register8_data_out' => {
14635 
                  'attributes' => {
14636 
                    'bin_pt' => 0,
14637 
                    'is_floating_block' => 1,
14638 
                    'must_be_hdl_vector' => 1,
14639 
                    'period' => 1,
14640 
                    'port_id' => 0,
14641 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register8/data_out',
14642 
                    'type' => 'UFix_32_0',
14643 
                  },
14644 
                  'direction' => 'in',
14645 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14646 
                  'width' => 32,
14647 
                },
14648 
                'from_register9_data_out' => {
14649 
                  'attributes' => {
14650 
                    'bin_pt' => 0,
14651 
                    'is_floating_block' => 1,
14652 
                    'must_be_hdl_vector' => 1,
14653 
                    'period' => 1,
14654 
                    'port_id' => 0,
14655 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/From Register9/data_out',
14656 
                    'type' => 'UFix_1_0',
14657 
                  },
14658 
                  'direction' => 'in',
14659 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
14660 
                  'width' => 1,
14661 
                },
14662 
                'reg01_rd' => {
14663 
                  'attributes' => {
14664 
                    'bin_pt' => 0,
14665 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
14666 
                    'is_floating_block' => 1,
14667 
                    'is_gateway_port' => 1,
14668 
                    'must_be_hdl_vector' => 1,
14669 
                    'period' => 1,
14670 
                    'port_id' => 0,
14671 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd/reg01_rd',
14672 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rd',
14673 
                    'timingConstraint' => 'none',
14674 
                    'type' => 'UFix_32_0',
14675 
                  },
14676 
                  'direction' => 'out',
14677 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14678 
                  'width' => 32,
14679 
                },
14680 
                'reg01_rv' => {
14681 
                  'attributes' => {
14682 
                    'bin_pt' => 0,
14683 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
14684 
                    'is_floating_block' => 1,
14685 
                    'is_gateway_port' => 1,
14686 
                    'must_be_hdl_vector' => 1,
14687 
                    'period' => 1,
14688 
                    'port_id' => 0,
14689 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv/reg01_rv',
14690 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_rv',
14691 
                    'timingConstraint' => 'none',
14692 
                    'type' => 'UFix_1_0',
14693 
                  },
14694 
                  'direction' => 'out',
14695 
                  'hdlType' => 'std_logic',
14696 
                  'width' => 1,
14697 
                },
14698 
                'reg01_td' => {
14699 
                  'attributes' => {
14700 
                    'bin_pt' => 0,
14701 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
14702 
                    'is_floating_block' => 1,
14703 
                    'is_gateway_port' => 1,
14704 
                    'must_be_hdl_vector' => 1,
14705 
                    'period' => 1,
14706 
                    'port_id' => 0,
14707 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td/reg01_td',
14708 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_td',
14709 
                    'timingConstraint' => 'none',
14710 
                    'type' => 'UFix_32_0',
14711 
                  },
14712 
                  'direction' => 'in',
14713 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14714 
                  'width' => 32,
14715 
                },
14716 
                'reg01_tv' => {
14717 
                  'attributes' => {
14718 
                    'bin_pt' => 0,
14719 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
14720 
                    'is_floating_block' => 1,
14721 
                    'is_gateway_port' => 1,
14722 
                    'must_be_hdl_vector' => 1,
14723 
                    'period' => 1,
14724 
                    'port_id' => 0,
14725 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv/reg01_tv',
14726 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg01_tv',
14727 
                    'timingConstraint' => 'none',
14728 
                    'type' => 'Bool',
14729 
                  },
14730 
                  'direction' => 'in',
14731 
                  'hdlType' => 'std_logic',
14732 
                  'width' => 1,
14733 
                },
14734 
                'reg02_rd' => {
14735 
                  'attributes' => {
14736 
                    'bin_pt' => 0,
14737 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
14738 
                    'is_floating_block' => 1,
14739 
                    'is_gateway_port' => 1,
14740 
                    'must_be_hdl_vector' => 1,
14741 
                    'period' => 1,
14742 
                    'port_id' => 0,
14743 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd/reg02_rd',
14744 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rd',
14745 
                    'timingConstraint' => 'none',
14746 
                    'type' => 'UFix_32_0',
14747 
                  },
14748 
                  'direction' => 'out',
14749 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14750 
                  'width' => 32,
14751 
                },
14752 
                'reg02_rv' => {
14753 
                  'attributes' => {
14754 
                    'bin_pt' => 0,
14755 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
14756 
                    'is_floating_block' => 1,
14757 
                    'is_gateway_port' => 1,
14758 
                    'must_be_hdl_vector' => 1,
14759 
                    'period' => 1,
14760 
                    'port_id' => 0,
14761 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv/reg02_rv',
14762 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_rv',
14763 
                    'timingConstraint' => 'none',
14764 
                    'type' => 'UFix_1_0',
14765 
                  },
14766 
                  'direction' => 'out',
14767 
                  'hdlType' => 'std_logic',
14768 
                  'width' => 1,
14769 
                },
14770 
                'reg02_td' => {
14771 
                  'attributes' => {
14772 
                    'bin_pt' => 0,
14773 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
14774 
                    'is_floating_block' => 1,
14775 
                    'is_gateway_port' => 1,
14776 
                    'must_be_hdl_vector' => 1,
14777 
                    'period' => 1,
14778 
                    'port_id' => 0,
14779 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td/reg02_td',
14780 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_td',
14781 
                    'timingConstraint' => 'none',
14782 
                    'type' => 'UFix_32_0',
14783 
                  },
14784 
                  'direction' => 'in',
14785 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14786 
                  'width' => 32,
14787 
                },
14788 
                'reg02_tv' => {
14789 
                  'attributes' => {
14790 
                    'bin_pt' => 0,
14791 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
14792 
                    'is_floating_block' => 1,
14793 
                    'is_gateway_port' => 1,
14794 
                    'must_be_hdl_vector' => 1,
14795 
                    'period' => 1,
14796 
                    'port_id' => 0,
14797 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv/reg02_tv',
14798 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg02_tv',
14799 
                    'timingConstraint' => 'none',
14800 
                    'type' => 'Bool',
14801 
                  },
14802 
                  'direction' => 'in',
14803 
                  'hdlType' => 'std_logic',
14804 
                  'width' => 1,
14805 
                },
14806 
                'reg03_rd' => {
14807 
                  'attributes' => {
14808 
                    'bin_pt' => 0,
14809 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
14810 
                    'is_floating_block' => 1,
14811 
                    'is_gateway_port' => 1,
14812 
                    'must_be_hdl_vector' => 1,
14813 
                    'period' => 1,
14814 
                    'port_id' => 0,
14815 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd/reg03_rd',
14816 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rd',
14817 
                    'timingConstraint' => 'none',
14818 
                    'type' => 'UFix_32_0',
14819 
                  },
14820 
                  'direction' => 'out',
14821 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14822 
                  'width' => 32,
14823 
                },
14824 
                'reg03_rv' => {
14825 
                  'attributes' => {
14826 
                    'bin_pt' => 0,
14827 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
14828 
                    'is_floating_block' => 1,
14829 
                    'is_gateway_port' => 1,
14830 
                    'must_be_hdl_vector' => 1,
14831 
                    'period' => 1,
14832 
                    'port_id' => 0,
14833 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv/reg03_rv',
14834 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_rv',
14835 
                    'timingConstraint' => 'none',
14836 
                    'type' => 'UFix_1_0',
14837 
                  },
14838 
                  'direction' => 'out',
14839 
                  'hdlType' => 'std_logic',
14840 
                  'width' => 1,
14841 
                },
14842 
                'reg03_td' => {
14843 
                  'attributes' => {
14844 
                    'bin_pt' => 0,
14845 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
14846 
                    'is_floating_block' => 1,
14847 
                    'is_gateway_port' => 1,
14848 
                    'must_be_hdl_vector' => 1,
14849 
                    'period' => 1,
14850 
                    'port_id' => 0,
14851 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td/reg03_td',
14852 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_td',
14853 
                    'timingConstraint' => 'none',
14854 
                    'type' => 'UFix_32_0',
14855 
                  },
14856 
                  'direction' => 'in',
14857 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14858 
                  'width' => 32,
14859 
                },
14860 
                'reg03_tv' => {
14861 
                  'attributes' => {
14862 
                    'bin_pt' => 0,
14863 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
14864 
                    'is_floating_block' => 1,
14865 
                    'is_gateway_port' => 1,
14866 
                    'must_be_hdl_vector' => 1,
14867 
                    'period' => 1,
14868 
                    'port_id' => 0,
14869 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv/reg03_tv',
14870 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg03_tv',
14871 
                    'timingConstraint' => 'none',
14872 
                    'type' => 'Bool',
14873 
                  },
14874 
                  'direction' => 'in',
14875 
                  'hdlType' => 'std_logic',
14876 
                  'width' => 1,
14877 
                },
14878 
                'reg04_rd' => {
14879 
                  'attributes' => {
14880 
                    'bin_pt' => 0,
14881 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
14882 
                    'is_floating_block' => 1,
14883 
                    'is_gateway_port' => 1,
14884 
                    'must_be_hdl_vector' => 1,
14885 
                    'period' => 1,
14886 
                    'port_id' => 0,
14887 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd/reg04_rd',
14888 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rd',
14889 
                    'timingConstraint' => 'none',
14890 
                    'type' => 'UFix_32_0',
14891 
                  },
14892 
                  'direction' => 'out',
14893 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14894 
                  'width' => 32,
14895 
                },
14896 
                'reg04_rv' => {
14897 
                  'attributes' => {
14898 
                    'bin_pt' => 0,
14899 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
14900 
                    'is_floating_block' => 1,
14901 
                    'is_gateway_port' => 1,
14902 
                    'must_be_hdl_vector' => 1,
14903 
                    'period' => 1,
14904 
                    'port_id' => 0,
14905 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv/reg04_rv',
14906 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_rv',
14907 
                    'timingConstraint' => 'none',
14908 
                    'type' => 'UFix_1_0',
14909 
                  },
14910 
                  'direction' => 'out',
14911 
                  'hdlType' => 'std_logic',
14912 
                  'width' => 1,
14913 
                },
14914 
                'reg04_td' => {
14915 
                  'attributes' => {
14916 
                    'bin_pt' => 0,
14917 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
14918 
                    'is_floating_block' => 1,
14919 
                    'is_gateway_port' => 1,
14920 
                    'must_be_hdl_vector' => 1,
14921 
                    'period' => 1,
14922 
                    'port_id' => 0,
14923 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td/reg04_td',
14924 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_td',
14925 
                    'timingConstraint' => 'none',
14926 
                    'type' => 'UFix_32_0',
14927 
                  },
14928 
                  'direction' => 'in',
14929 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14930 
                  'width' => 32,
14931 
                },
14932 
                'reg04_tv' => {
14933 
                  'attributes' => {
14934 
                    'bin_pt' => 0,
14935 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
14936 
                    'is_floating_block' => 1,
14937 
                    'is_gateway_port' => 1,
14938 
                    'must_be_hdl_vector' => 1,
14939 
                    'period' => 1,
14940 
                    'port_id' => 0,
14941 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv/reg04_tv',
14942 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg04_tv',
14943 
                    'timingConstraint' => 'none',
14944 
                    'type' => 'Bool',
14945 
                  },
14946 
                  'direction' => 'in',
14947 
                  'hdlType' => 'std_logic',
14948 
                  'width' => 1,
14949 
                },
14950 
                'reg05_rd' => {
14951 
                  'attributes' => {
14952 
                    'bin_pt' => 0,
14953 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
14954 
                    'is_floating_block' => 1,
14955 
                    'is_gateway_port' => 1,
14956 
                    'must_be_hdl_vector' => 1,
14957 
                    'period' => 1,
14958 
                    'port_id' => 0,
14959 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd/reg05_rd',
14960 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rd',
14961 
                    'timingConstraint' => 'none',
14962 
                    'type' => 'UFix_32_0',
14963 
                  },
14964 
                  'direction' => 'out',
14965 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
14966 
                  'width' => 32,
14967 
                },
14968 
                'reg05_rv' => {
14969 
                  'attributes' => {
14970 
                    'bin_pt' => 0,
14971 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
14972 
                    'is_floating_block' => 1,
14973 
                    'is_gateway_port' => 1,
14974 
                    'must_be_hdl_vector' => 1,
14975 
                    'period' => 1,
14976 
                    'port_id' => 0,
14977 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv/reg05_rv',
14978 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_rv',
14979 
                    'timingConstraint' => 'none',
14980 
                    'type' => 'UFix_1_0',
14981 
                  },
14982 
                  'direction' => 'out',
14983 
                  'hdlType' => 'std_logic',
14984 
                  'width' => 1,
14985 
                },
14986 
                'reg05_td' => {
14987 
                  'attributes' => {
14988 
                    'bin_pt' => 0,
14989 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
14990 
                    'is_floating_block' => 1,
14991 
                    'is_gateway_port' => 1,
14992 
                    'must_be_hdl_vector' => 1,
14993 
                    'period' => 1,
14994 
                    'port_id' => 0,
14995 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td/reg05_td',
14996 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_td',
14997 
                    'timingConstraint' => 'none',
14998 
                    'type' => 'UFix_32_0',
14999 
                  },
15000 
                  'direction' => 'in',
15001 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15002 
                  'width' => 32,
15003 
                },
15004 
                'reg05_tv' => {
15005 
                  'attributes' => {
15006 
                    'bin_pt' => 0,
15007 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
15008 
                    'is_floating_block' => 1,
15009 
                    'is_gateway_port' => 1,
15010 
                    'must_be_hdl_vector' => 1,
15011 
                    'period' => 1,
15012 
                    'port_id' => 0,
15013 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv/reg05_tv',
15014 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg05_tv',
15015 
                    'timingConstraint' => 'none',
15016 
                    'type' => 'Bool',
15017 
                  },
15018 
                  'direction' => 'in',
15019 
                  'hdlType' => 'std_logic',
15020 
                  'width' => 1,
15021 
                },
15022 
                'reg06_rd' => {
15023 
                  'attributes' => {
15024 
                    'bin_pt' => 0,
15025 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
15026 
                    'is_floating_block' => 1,
15027 
                    'is_gateway_port' => 1,
15028 
                    'must_be_hdl_vector' => 1,
15029 
                    'period' => 1,
15030 
                    'port_id' => 0,
15031 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd/reg06_rd',
15032 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rd',
15033 
                    'timingConstraint' => 'none',
15034 
                    'type' => 'UFix_32_0',
15035 
                  },
15036 
                  'direction' => 'out',
15037 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15038 
                  'width' => 32,
15039 
                },
15040 
                'reg06_rv' => {
15041 
                  'attributes' => {
15042 
                    'bin_pt' => 0,
15043 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
15044 
                    'is_floating_block' => 1,
15045 
                    'is_gateway_port' => 1,
15046 
                    'must_be_hdl_vector' => 1,
15047 
                    'period' => 1,
15048 
                    'port_id' => 0,
15049 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv/reg06_rv',
15050 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_rv',
15051 
                    'timingConstraint' => 'none',
15052 
                    'type' => 'UFix_1_0',
15053 
                  },
15054 
                  'direction' => 'out',
15055 
                  'hdlType' => 'std_logic',
15056 
                  'width' => 1,
15057 
                },
15058 
                'reg06_td' => {
15059 
                  'attributes' => {
15060 
                    'bin_pt' => 0,
15061 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
15062 
                    'is_floating_block' => 1,
15063 
                    'is_gateway_port' => 1,
15064 
                    'must_be_hdl_vector' => 1,
15065 
                    'period' => 1,
15066 
                    'port_id' => 0,
15067 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td/reg06_td',
15068 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_td',
15069 
                    'timingConstraint' => 'none',
15070 
                    'type' => 'UFix_32_0',
15071 
                  },
15072 
                  'direction' => 'in',
15073 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15074 
                  'width' => 32,
15075 
                },
15076 
                'reg06_tv' => {
15077 
                  'attributes' => {
15078 
                    'bin_pt' => 0,
15079 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
15080 
                    'is_floating_block' => 1,
15081 
                    'is_gateway_port' => 1,
15082 
                    'must_be_hdl_vector' => 1,
15083 
                    'period' => 1,
15084 
                    'port_id' => 0,
15085 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv/reg06_tv',
15086 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg06_tv',
15087 
                    'timingConstraint' => 'none',
15088 
                    'type' => 'Bool',
15089 
                  },
15090 
                  'direction' => 'in',
15091 
                  'hdlType' => 'std_logic',
15092 
                  'width' => 1,
15093 
                },
15094 
                'reg07_rd' => {
15095 
                  'attributes' => {
15096 
                    'bin_pt' => 0,
15097 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
15098 
                    'is_floating_block' => 1,
15099 
                    'is_gateway_port' => 1,
15100 
                    'must_be_hdl_vector' => 1,
15101 
                    'period' => 1,
15102 
                    'port_id' => 0,
15103 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd/reg07_rd',
15104 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rd',
15105 
                    'timingConstraint' => 'none',
15106 
                    'type' => 'UFix_32_0',
15107 
                  },
15108 
                  'direction' => 'out',
15109 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15110 
                  'width' => 32,
15111 
                },
15112 
                'reg07_rv' => {
15113 
                  'attributes' => {
15114 
                    'bin_pt' => 0,
15115 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
15116 
                    'is_floating_block' => 1,
15117 
                    'is_gateway_port' => 1,
15118 
                    'must_be_hdl_vector' => 1,
15119 
                    'period' => 1,
15120 
                    'port_id' => 0,
15121 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv/reg07_rv',
15122 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_rv',
15123 
                    'timingConstraint' => 'none',
15124 
                    'type' => 'UFix_1_0',
15125 
                  },
15126 
                  'direction' => 'out',
15127 
                  'hdlType' => 'std_logic',
15128 
                  'width' => 1,
15129 
                },
15130 
                'reg07_td' => {
15131 
                  'attributes' => {
15132 
                    'bin_pt' => 0,
15133 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
15134 
                    'is_floating_block' => 1,
15135 
                    'is_gateway_port' => 1,
15136 
                    'must_be_hdl_vector' => 1,
15137 
                    'period' => 1,
15138 
                    'port_id' => 0,
15139 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td/reg07_td',
15140 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_td',
15141 
                    'timingConstraint' => 'none',
15142 
                    'type' => 'UFix_32_0',
15143 
                  },
15144 
                  'direction' => 'in',
15145 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15146 
                  'width' => 32,
15147 
                },
15148 
                'reg07_tv' => {
15149 
                  'attributes' => {
15150 
                    'bin_pt' => 0,
15151 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
15152 
                    'is_floating_block' => 1,
15153 
                    'is_gateway_port' => 1,
15154 
                    'must_be_hdl_vector' => 1,
15155 
                    'period' => 1,
15156 
                    'port_id' => 0,
15157 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv/reg07_tv',
15158 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg07_tv',
15159 
                    'timingConstraint' => 'none',
15160 
                    'type' => 'Bool',
15161 
                  },
15162 
                  'direction' => 'in',
15163 
                  'hdlType' => 'std_logic',
15164 
                  'width' => 1,
15165 
                },
15166 
                'reg08_rd' => {
15167 
                  'attributes' => {
15168 
                    'bin_pt' => 0,
15169 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
15170 
                    'is_floating_block' => 1,
15171 
                    'is_gateway_port' => 1,
15172 
                    'must_be_hdl_vector' => 1,
15173 
                    'period' => 1,
15174 
                    'port_id' => 0,
15175 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd/reg08_rd',
15176 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rd',
15177 
                    'timingConstraint' => 'none',
15178 
                    'type' => 'UFix_32_0',
15179 
                  },
15180 
                  'direction' => 'out',
15181 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15182 
                  'width' => 32,
15183 
                },
15184 
                'reg08_rv' => {
15185 
                  'attributes' => {
15186 
                    'bin_pt' => 0,
15187 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
15188 
                    'is_floating_block' => 1,
15189 
                    'is_gateway_port' => 1,
15190 
                    'must_be_hdl_vector' => 1,
15191 
                    'period' => 1,
15192 
                    'port_id' => 0,
15193 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv/reg08_rv',
15194 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_rv',
15195 
                    'timingConstraint' => 'none',
15196 
                    'type' => 'UFix_1_0',
15197 
                  },
15198 
                  'direction' => 'out',
15199 
                  'hdlType' => 'std_logic',
15200 
                  'width' => 1,
15201 
                },
15202 
                'reg08_td' => {
15203 
                  'attributes' => {
15204 
                    'bin_pt' => 0,
15205 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
15206 
                    'is_floating_block' => 1,
15207 
                    'is_gateway_port' => 1,
15208 
                    'must_be_hdl_vector' => 1,
15209 
                    'period' => 1,
15210 
                    'port_id' => 0,
15211 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td/reg08_td',
15212 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_td',
15213 
                    'timingConstraint' => 'none',
15214 
                    'type' => 'UFix_32_0',
15215 
                  },
15216 
                  'direction' => 'in',
15217 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15218 
                  'width' => 32,
15219 
                },
15220 
                'reg08_tv' => {
15221 
                  'attributes' => {
15222 
                    'bin_pt' => 0,
15223 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
15224 
                    'is_floating_block' => 1,
15225 
                    'is_gateway_port' => 1,
15226 
                    'must_be_hdl_vector' => 1,
15227 
                    'period' => 1,
15228 
                    'port_id' => 0,
15229 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv/reg08_tv',
15230 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg08_tv',
15231 
                    'timingConstraint' => 'none',
15232 
                    'type' => 'Bool',
15233 
                  },
15234 
                  'direction' => 'in',
15235 
                  'hdlType' => 'std_logic',
15236 
                  'width' => 1,
15237 
                },
15238 
                'reg09_rd' => {
15239 
                  'attributes' => {
15240 
                    'bin_pt' => 0,
15241 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
15242 
                    'is_floating_block' => 1,
15243 
                    'is_gateway_port' => 1,
15244 
                    'must_be_hdl_vector' => 1,
15245 
                    'period' => 1,
15246 
                    'port_id' => 0,
15247 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd/reg09_rd',
15248 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rd',
15249 
                    'timingConstraint' => 'none',
15250 
                    'type' => 'UFix_32_0',
15251 
                  },
15252 
                  'direction' => 'out',
15253 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15254 
                  'width' => 32,
15255 
                },
15256 
                'reg09_rv' => {
15257 
                  'attributes' => {
15258 
                    'bin_pt' => 0,
15259 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
15260 
                    'is_floating_block' => 1,
15261 
                    'is_gateway_port' => 1,
15262 
                    'must_be_hdl_vector' => 1,
15263 
                    'period' => 1,
15264 
                    'port_id' => 0,
15265 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv/reg09_rv',
15266 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_rv',
15267 
                    'timingConstraint' => 'none',
15268 
                    'type' => 'UFix_1_0',
15269 
                  },
15270 
                  'direction' => 'out',
15271 
                  'hdlType' => 'std_logic',
15272 
                  'width' => 1,
15273 
                },
15274 
                'reg09_td' => {
15275 
                  'attributes' => {
15276 
                    'bin_pt' => 0,
15277 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
15278 
                    'is_floating_block' => 1,
15279 
                    'is_gateway_port' => 1,
15280 
                    'must_be_hdl_vector' => 1,
15281 
                    'period' => 1,
15282 
                    'port_id' => 0,
15283 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td/reg09_td',
15284 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_td',
15285 
                    'timingConstraint' => 'none',
15286 
                    'type' => 'UFix_32_0',
15287 
                  },
15288 
                  'direction' => 'in',
15289 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15290 
                  'width' => 32,
15291 
                },
15292 
                'reg09_tv' => {
15293 
                  'attributes' => {
15294 
                    'bin_pt' => 0,
15295 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
15296 
                    'is_floating_block' => 1,
15297 
                    'is_gateway_port' => 1,
15298 
                    'must_be_hdl_vector' => 1,
15299 
                    'period' => 1,
15300 
                    'port_id' => 0,
15301 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv/reg09_tv',
15302 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg09_tv',
15303 
                    'timingConstraint' => 'none',
15304 
                    'type' => 'Bool',
15305 
                  },
15306 
                  'direction' => 'in',
15307 
                  'hdlType' => 'std_logic',
15308 
                  'width' => 1,
15309 
                },
15310 
                'reg10_rd' => {
15311 
                  'attributes' => {
15312 
                    'bin_pt' => 0,
15313 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
15314 
                    'is_floating_block' => 1,
15315 
                    'is_gateway_port' => 1,
15316 
                    'must_be_hdl_vector' => 1,
15317 
                    'period' => 1,
15318 
                    'port_id' => 0,
15319 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd/reg10_rd',
15320 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rd',
15321 
                    'timingConstraint' => 'none',
15322 
                    'type' => 'UFix_32_0',
15323 
                  },
15324 
                  'direction' => 'out',
15325 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15326 
                  'width' => 32,
15327 
                },
15328 
                'reg10_rv' => {
15329 
                  'attributes' => {
15330 
                    'bin_pt' => 0,
15331 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
15332 
                    'is_floating_block' => 1,
15333 
                    'is_gateway_port' => 1,
15334 
                    'must_be_hdl_vector' => 1,
15335 
                    'period' => 1,
15336 
                    'port_id' => 0,
15337 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv/reg10_rv',
15338 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_rv',
15339 
                    'timingConstraint' => 'none',
15340 
                    'type' => 'UFix_1_0',
15341 
                  },
15342 
                  'direction' => 'out',
15343 
                  'hdlType' => 'std_logic',
15344 
                  'width' => 1,
15345 
                },
15346 
                'reg10_td' => {
15347 
                  'attributes' => {
15348 
                    'bin_pt' => 0,
15349 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
15350 
                    'is_floating_block' => 1,
15351 
                    'is_gateway_port' => 1,
15352 
                    'must_be_hdl_vector' => 1,
15353 
                    'period' => 1,
15354 
                    'port_id' => 0,
15355 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td/reg10_td',
15356 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_td',
15357 
                    'timingConstraint' => 'none',
15358 
                    'type' => 'UFix_32_0',
15359 
                  },
15360 
                  'direction' => 'in',
15361 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15362 
                  'width' => 32,
15363 
                },
15364 
                'reg10_tv' => {
15365 
                  'attributes' => {
15366 
                    'bin_pt' => 0,
15367 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
15368 
                    'is_floating_block' => 1,
15369 
                    'is_gateway_port' => 1,
15370 
                    'must_be_hdl_vector' => 1,
15371 
                    'period' => 1,
15372 
                    'port_id' => 0,
15373 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv/reg10_tv',
15374 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg10_tv',
15375 
                    'timingConstraint' => 'none',
15376 
                    'type' => 'Bool',
15377 
                  },
15378 
                  'direction' => 'in',
15379 
                  'hdlType' => 'std_logic',
15380 
                  'width' => 1,
15381 
                },
15382 
                'reg11_rd' => {
15383 
                  'attributes' => {
15384 
                    'bin_pt' => 0,
15385 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
15386 
                    'is_floating_block' => 1,
15387 
                    'is_gateway_port' => 1,
15388 
                    'must_be_hdl_vector' => 1,
15389 
                    'period' => 1,
15390 
                    'port_id' => 0,
15391 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd/reg11_rd',
15392 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rd',
15393 
                    'timingConstraint' => 'none',
15394 
                    'type' => 'UFix_32_0',
15395 
                  },
15396 
                  'direction' => 'out',
15397 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15398 
                  'width' => 32,
15399 
                },
15400 
                'reg11_rv' => {
15401 
                  'attributes' => {
15402 
                    'bin_pt' => 0,
15403 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
15404 
                    'is_floating_block' => 1,
15405 
                    'is_gateway_port' => 1,
15406 
                    'must_be_hdl_vector' => 1,
15407 
                    'period' => 1,
15408 
                    'port_id' => 0,
15409 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv/reg11_rv',
15410 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_rv',
15411 
                    'timingConstraint' => 'none',
15412 
                    'type' => 'UFix_1_0',
15413 
                  },
15414 
                  'direction' => 'out',
15415 
                  'hdlType' => 'std_logic',
15416 
                  'width' => 1,
15417 
                },
15418 
                'reg11_td' => {
15419 
                  'attributes' => {
15420 
                    'bin_pt' => 0,
15421 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
15422 
                    'is_floating_block' => 1,
15423 
                    'is_gateway_port' => 1,
15424 
                    'must_be_hdl_vector' => 1,
15425 
                    'period' => 1,
15426 
                    'port_id' => 0,
15427 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td/reg11_td',
15428 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_td',
15429 
                    'timingConstraint' => 'none',
15430 
                    'type' => 'UFix_32_0',
15431 
                  },
15432 
                  'direction' => 'in',
15433 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15434 
                  'width' => 32,
15435 
                },
15436 
                'reg11_tv' => {
15437 
                  'attributes' => {
15438 
                    'bin_pt' => 0,
15439 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
15440 
                    'is_floating_block' => 1,
15441 
                    'is_gateway_port' => 1,
15442 
                    'must_be_hdl_vector' => 1,
15443 
                    'period' => 1,
15444 
                    'port_id' => 0,
15445 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv/reg11_tv',
15446 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg11_tv',
15447 
                    'timingConstraint' => 'none',
15448 
                    'type' => 'Bool',
15449 
                  },
15450 
                  'direction' => 'in',
15451 
                  'hdlType' => 'std_logic',
15452 
                  'width' => 1,
15453 
                },
15454 
                'reg12_rd' => {
15455 
                  'attributes' => {
15456 
                    'bin_pt' => 0,
15457 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
15458 
                    'is_floating_block' => 1,
15459 
                    'is_gateway_port' => 1,
15460 
                    'must_be_hdl_vector' => 1,
15461 
                    'period' => 1,
15462 
                    'port_id' => 0,
15463 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd/reg12_rd',
15464 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rd',
15465 
                    'timingConstraint' => 'none',
15466 
                    'type' => 'UFix_32_0',
15467 
                  },
15468 
                  'direction' => 'out',
15469 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15470 
                  'width' => 32,
15471 
                },
15472 
                'reg12_rv' => {
15473 
                  'attributes' => {
15474 
                    'bin_pt' => 0,
15475 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
15476 
                    'is_floating_block' => 1,
15477 
                    'is_gateway_port' => 1,
15478 
                    'must_be_hdl_vector' => 1,
15479 
                    'period' => 1,
15480 
                    'port_id' => 0,
15481 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv/reg12_rv',
15482 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_rv',
15483 
                    'timingConstraint' => 'none',
15484 
                    'type' => 'UFix_1_0',
15485 
                  },
15486 
                  'direction' => 'out',
15487 
                  'hdlType' => 'std_logic',
15488 
                  'width' => 1,
15489 
                },
15490 
                'reg12_td' => {
15491 
                  'attributes' => {
15492 
                    'bin_pt' => 0,
15493 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
15494 
                    'is_floating_block' => 1,
15495 
                    'is_gateway_port' => 1,
15496 
                    'must_be_hdl_vector' => 1,
15497 
                    'period' => 1,
15498 
                    'port_id' => 0,
15499 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td/reg12_td',
15500 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_td',
15501 
                    'timingConstraint' => 'none',
15502 
                    'type' => 'UFix_32_0',
15503 
                  },
15504 
                  'direction' => 'in',
15505 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15506 
                  'width' => 32,
15507 
                },
15508 
                'reg12_tv' => {
15509 
                  'attributes' => {
15510 
                    'bin_pt' => 0,
15511 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
15512 
                    'is_floating_block' => 1,
15513 
                    'is_gateway_port' => 1,
15514 
                    'must_be_hdl_vector' => 1,
15515 
                    'period' => 1,
15516 
                    'port_id' => 0,
15517 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv/reg12_tv',
15518 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg12_tv',
15519 
                    'timingConstraint' => 'none',
15520 
                    'type' => 'Bool',
15521 
                  },
15522 
                  'direction' => 'in',
15523 
                  'hdlType' => 'std_logic',
15524 
                  'width' => 1,
15525 
                },
15526 
                'reg13_rd' => {
15527 
                  'attributes' => {
15528 
                    'bin_pt' => 0,
15529 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
15530 
                    'is_floating_block' => 1,
15531 
                    'is_gateway_port' => 1,
15532 
                    'must_be_hdl_vector' => 1,
15533 
                    'period' => 1,
15534 
                    'port_id' => 0,
15535 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd/reg13_rd',
15536 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rd',
15537 
                    'timingConstraint' => 'none',
15538 
                    'type' => 'UFix_32_0',
15539 
                  },
15540 
                  'direction' => 'out',
15541 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15542 
                  'width' => 32,
15543 
                },
15544 
                'reg13_rv' => {
15545 
                  'attributes' => {
15546 
                    'bin_pt' => 0,
15547 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
15548 
                    'is_floating_block' => 1,
15549 
                    'is_gateway_port' => 1,
15550 
                    'must_be_hdl_vector' => 1,
15551 
                    'period' => 1,
15552 
                    'port_id' => 0,
15553 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv/reg13_rv',
15554 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_rv',
15555 
                    'timingConstraint' => 'none',
15556 
                    'type' => 'UFix_1_0',
15557 
                  },
15558 
                  'direction' => 'out',
15559 
                  'hdlType' => 'std_logic',
15560 
                  'width' => 1,
15561 
                },
15562 
                'reg13_td' => {
15563 
                  'attributes' => {
15564 
                    'bin_pt' => 0,
15565 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
15566 
                    'is_floating_block' => 1,
15567 
                    'is_gateway_port' => 1,
15568 
                    'must_be_hdl_vector' => 1,
15569 
                    'period' => 1,
15570 
                    'port_id' => 0,
15571 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td/reg13_td',
15572 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_td',
15573 
                    'timingConstraint' => 'none',
15574 
                    'type' => 'UFix_32_0',
15575 
                  },
15576 
                  'direction' => 'in',
15577 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15578 
                  'width' => 32,
15579 
                },
15580 
                'reg13_tv' => {
15581 
                  'attributes' => {
15582 
                    'bin_pt' => 0,
15583 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
15584 
                    'is_floating_block' => 1,
15585 
                    'is_gateway_port' => 1,
15586 
                    'must_be_hdl_vector' => 1,
15587 
                    'period' => 1,
15588 
                    'port_id' => 0,
15589 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv/reg13_tv',
15590 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg13_tv',
15591 
                    'timingConstraint' => 'none',
15592 
                    'type' => 'Bool',
15593 
                  },
15594 
                  'direction' => 'in',
15595 
                  'hdlType' => 'std_logic',
15596 
                  'width' => 1,
15597 
                },
15598 
                'reg14_rd' => {
15599 
                  'attributes' => {
15600 
                    'bin_pt' => 0,
15601 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
15602 
                    'is_floating_block' => 1,
15603 
                    'is_gateway_port' => 1,
15604 
                    'must_be_hdl_vector' => 1,
15605 
                    'period' => 1,
15606 
                    'port_id' => 0,
15607 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd/reg14_rd',
15608 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rd',
15609 
                    'timingConstraint' => 'none',
15610 
                    'type' => 'UFix_32_0',
15611 
                  },
15612 
                  'direction' => 'out',
15613 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15614 
                  'width' => 32,
15615 
                },
15616 
                'reg14_rv' => {
15617 
                  'attributes' => {
15618 
                    'bin_pt' => 0,
15619 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
15620 
                    'is_floating_block' => 1,
15621 
                    'is_gateway_port' => 1,
15622 
                    'must_be_hdl_vector' => 1,
15623 
                    'period' => 1,
15624 
                    'port_id' => 0,
15625 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv/reg14_rv',
15626 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_rv',
15627 
                    'timingConstraint' => 'none',
15628 
                    'type' => 'UFix_1_0',
15629 
                  },
15630 
                  'direction' => 'out',
15631 
                  'hdlType' => 'std_logic',
15632 
                  'width' => 1,
15633 
                },
15634 
                'reg14_td' => {
15635 
                  'attributes' => {
15636 
                    'bin_pt' => 0,
15637 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
15638 
                    'is_floating_block' => 1,
15639 
                    'is_gateway_port' => 1,
15640 
                    'must_be_hdl_vector' => 1,
15641 
                    'period' => 1,
15642 
                    'port_id' => 0,
15643 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td/reg14_td',
15644 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_td',
15645 
                    'timingConstraint' => 'none',
15646 
                    'type' => 'UFix_32_0',
15647 
                  },
15648 
                  'direction' => 'in',
15649 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15650 
                  'width' => 32,
15651 
                },
15652 
                'reg14_tv' => {
15653 
                  'attributes' => {
15654 
                    'bin_pt' => 0,
15655 
                    'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
15656 
                    'is_floating_block' => 1,
15657 
                    'is_gateway_port' => 1,
15658 
                    'must_be_hdl_vector' => 1,
15659 
                    'period' => 1,
15660 
                    'port_id' => 0,
15661 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv/reg14_tv',
15662 
                    'source_block' => 'PCIe_UserLogic_00/INOUT_LOGIC/reg14_tv',
15663 
                    'timingConstraint' => 'none',
15664 
                    'type' => 'Bool',
15665 
                  },
15666 
                  'direction' => 'in',
15667 
                  'hdlType' => 'std_logic',
15668 
                  'width' => 1,
15669 
                },
15670 
                'to_register10_ce' => {
15671 
                  'attributes' => {
15672 
                    'domain' => '',
15673 
                    'group' => 1,
15674 
                    'isCe' => 1,
15675 
                    'is_floating_block' => 1,
15676 
                    'period' => 1,
15677 
                    'type' => 'logic',
15678 
                  },
15679 
                  'direction' => 'out',
15680 
                  'hdlType' => 'std_logic',
15681 
                  'width' => 1,
15682 
                },
15683 
                'to_register10_clk' => {
15684 
                  'attributes' => {
15685 
                    'domain' => '',
15686 
                    'group' => 1,
15687 
                    'isClk' => 1,
15688 
                    'is_floating_block' => 1,
15689 
                    'period' => 1,
15690 
                    'type' => 'logic',
15691 
                  },
15692 
                  'direction' => 'out',
15693 
                  'hdlType' => 'std_logic',
15694 
                  'width' => 1,
15695 
                },
15696 
                'to_register10_clr' => {
15697 
                  'attributes' => {
15698 
                    'domain' => '',
15699 
                    'group' => 1,
15700 
                    'isClr' => 1,
15701 
                    'is_floating_block' => 1,
15702 
                    'period' => 1,
15703 
                    'type' => 'logic',
15704 
                    'valid_bit_used' => 0,
15705 
                  },
15706 
                  'direction' => 'out',
15707 
                  'hdlType' => 'std_logic',
15708 
                  'width' => 1,
15709 
                },
15710 
                'to_register10_data_in' => {
15711 
                  'attributes' => {
15712 
                    'bin_pt' => 0,
15713 
                    'is_floating_block' => 1,
15714 
                    'must_be_hdl_vector' => 1,
15715 
                    'period' => 1,
15716 
                    'port_id' => 0,
15717 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/data_in',
15718 
                    'type' => 'Bool',
15719 
                  },
15720 
                  'direction' => 'out',
15721 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15722 
                  'width' => 1,
15723 
                },
15724 
                'to_register10_dout' => {
15725 
                  'attributes' => {
15726 
                    'bin_pt' => 0,
15727 
                    'is_floating_block' => 1,
15728 
                    'must_be_hdl_vector' => 1,
15729 
                    'period' => 1,
15730 
                    'port_id' => 0,
15731 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/dout',
15732 
                    'type' => 'Bool',
15733 
                  },
15734 
                  'direction' => 'in',
15735 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15736 
                  'width' => 1,
15737 
                },
15738 
                'to_register10_en' => {
15739 
                  'attributes' => {
15740 
                    'bin_pt' => 0,
15741 
                    'is_floating_block' => 1,
15742 
                    'must_be_hdl_vector' => 1,
15743 
                    'period' => 1,
15744 
                    'port_id' => 1,
15745 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register10/en',
15746 
                    'type' => 'Bool',
15747 
                  },
15748 
                  'direction' => 'out',
15749 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15750 
                  'width' => 1,
15751 
                },
15752 
                'to_register11_ce' => {
15753 
                  'attributes' => {
15754 
                    'domain' => '',
15755 
                    'group' => 1,
15756 
                    'isCe' => 1,
15757 
                    'is_floating_block' => 1,
15758 
                    'period' => 1,
15759 
                    'type' => 'logic',
15760 
                  },
15761 
                  'direction' => 'out',
15762 
                  'hdlType' => 'std_logic',
15763 
                  'width' => 1,
15764 
                },
15765 
                'to_register11_clk' => {
15766 
                  'attributes' => {
15767 
                    'domain' => '',
15768 
                    'group' => 1,
15769 
                    'isClk' => 1,
15770 
                    'is_floating_block' => 1,
15771 
                    'period' => 1,
15772 
                    'type' => 'logic',
15773 
                  },
15774 
                  'direction' => 'out',
15775 
                  'hdlType' => 'std_logic',
15776 
                  'width' => 1,
15777 
                },
15778 
                'to_register11_clr' => {
15779 
                  'attributes' => {
15780 
                    'domain' => '',
15781 
                    'group' => 1,
15782 
                    'isClr' => 1,
15783 
                    'is_floating_block' => 1,
15784 
                    'period' => 1,
15785 
                    'type' => 'logic',
15786 
                    'valid_bit_used' => 0,
15787 
                  },
15788 
                  'direction' => 'out',
15789 
                  'hdlType' => 'std_logic',
15790 
                  'width' => 1,
15791 
                },
15792 
                'to_register11_data_in' => {
15793 
                  'attributes' => {
15794 
                    'bin_pt' => 0,
15795 
                    'is_floating_block' => 1,
15796 
                    'must_be_hdl_vector' => 1,
15797 
                    'period' => 1,
15798 
                    'port_id' => 0,
15799 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/data_in',
15800 
                    'type' => 'UFix_32_0',
15801 
                  },
15802 
                  'direction' => 'out',
15803 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15804 
                  'width' => 32,
15805 
                },
15806 
                'to_register11_dout' => {
15807 
                  'attributes' => {
15808 
                    'bin_pt' => 0,
15809 
                    'is_floating_block' => 1,
15810 
                    'must_be_hdl_vector' => 1,
15811 
                    'period' => 1,
15812 
                    'port_id' => 0,
15813 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/dout',
15814 
                    'type' => 'UFix_32_0',
15815 
                  },
15816 
                  'direction' => 'in',
15817 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15818 
                  'width' => 32,
15819 
                },
15820 
                'to_register11_en' => {
15821 
                  'attributes' => {
15822 
                    'bin_pt' => 0,
15823 
                    'is_floating_block' => 1,
15824 
                    'must_be_hdl_vector' => 1,
15825 
                    'period' => 1,
15826 
                    'port_id' => 1,
15827 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register11/en',
15828 
                    'type' => 'Bool',
15829 
                  },
15830 
                  'direction' => 'out',
15831 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15832 
                  'width' => 1,
15833 
                },
15834 
                'to_register12_ce' => {
15835 
                  'attributes' => {
15836 
                    'domain' => '',
15837 
                    'group' => 1,
15838 
                    'isCe' => 1,
15839 
                    'is_floating_block' => 1,
15840 
                    'period' => 1,
15841 
                    'type' => 'logic',
15842 
                  },
15843 
                  'direction' => 'out',
15844 
                  'hdlType' => 'std_logic',
15845 
                  'width' => 1,
15846 
                },
15847 
                'to_register12_clk' => {
15848 
                  'attributes' => {
15849 
                    'domain' => '',
15850 
                    'group' => 1,
15851 
                    'isClk' => 1,
15852 
                    'is_floating_block' => 1,
15853 
                    'period' => 1,
15854 
                    'type' => 'logic',
15855 
                  },
15856 
                  'direction' => 'out',
15857 
                  'hdlType' => 'std_logic',
15858 
                  'width' => 1,
15859 
                },
15860 
                'to_register12_clr' => {
15861 
                  'attributes' => {
15862 
                    'domain' => '',
15863 
                    'group' => 1,
15864 
                    'isClr' => 1,
15865 
                    'is_floating_block' => 1,
15866 
                    'period' => 1,
15867 
                    'type' => 'logic',
15868 
                    'valid_bit_used' => 0,
15869 
                  },
15870 
                  'direction' => 'out',
15871 
                  'hdlType' => 'std_logic',
15872 
                  'width' => 1,
15873 
                },
15874 
                'to_register12_data_in' => {
15875 
                  'attributes' => {
15876 
                    'bin_pt' => 0,
15877 
                    'is_floating_block' => 1,
15878 
                    'must_be_hdl_vector' => 1,
15879 
                    'period' => 1,
15880 
                    'port_id' => 0,
15881 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/data_in',
15882 
                    'type' => 'Bool',
15883 
                  },
15884 
                  'direction' => 'out',
15885 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15886 
                  'width' => 1,
15887 
                },
15888 
                'to_register12_dout' => {
15889 
                  'attributes' => {
15890 
                    'bin_pt' => 0,
15891 
                    'is_floating_block' => 1,
15892 
                    'must_be_hdl_vector' => 1,
15893 
                    'period' => 1,
15894 
                    'port_id' => 0,
15895 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/dout',
15896 
                    'type' => 'Bool',
15897 
                  },
15898 
                  'direction' => 'in',
15899 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15900 
                  'width' => 1,
15901 
                },
15902 
                'to_register12_en' => {
15903 
                  'attributes' => {
15904 
                    'bin_pt' => 0,
15905 
                    'is_floating_block' => 1,
15906 
                    'must_be_hdl_vector' => 1,
15907 
                    'period' => 1,
15908 
                    'port_id' => 1,
15909 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register12/en',
15910 
                    'type' => 'Bool',
15911 
                  },
15912 
                  'direction' => 'out',
15913 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15914 
                  'width' => 1,
15915 
                },
15916 
                'to_register13_ce' => {
15917 
                  'attributes' => {
15918 
                    'domain' => '',
15919 
                    'group' => 1,
15920 
                    'isCe' => 1,
15921 
                    'is_floating_block' => 1,
15922 
                    'period' => 1,
15923 
                    'type' => 'logic',
15924 
                  },
15925 
                  'direction' => 'out',
15926 
                  'hdlType' => 'std_logic',
15927 
                  'width' => 1,
15928 
                },
15929 
                'to_register13_clk' => {
15930 
                  'attributes' => {
15931 
                    'domain' => '',
15932 
                    'group' => 1,
15933 
                    'isClk' => 1,
15934 
                    'is_floating_block' => 1,
15935 
                    'period' => 1,
15936 
                    'type' => 'logic',
15937 
                  },
15938 
                  'direction' => 'out',
15939 
                  'hdlType' => 'std_logic',
15940 
                  'width' => 1,
15941 
                },
15942 
                'to_register13_clr' => {
15943 
                  'attributes' => {
15944 
                    'domain' => '',
15945 
                    'group' => 1,
15946 
                    'isClr' => 1,
15947 
                    'is_floating_block' => 1,
15948 
                    'period' => 1,
15949 
                    'type' => 'logic',
15950 
                    'valid_bit_used' => 0,
15951 
                  },
15952 
                  'direction' => 'out',
15953 
                  'hdlType' => 'std_logic',
15954 
                  'width' => 1,
15955 
                },
15956 
                'to_register13_data_in' => {
15957 
                  'attributes' => {
15958 
                    'bin_pt' => 0,
15959 
                    'is_floating_block' => 1,
15960 
                    'must_be_hdl_vector' => 1,
15961 
                    'period' => 1,
15962 
                    'port_id' => 0,
15963 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/data_in',
15964 
                    'type' => 'UFix_32_0',
15965 
                  },
15966 
                  'direction' => 'out',
15967 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15968 
                  'width' => 32,
15969 
                },
15970 
                'to_register13_dout' => {
15971 
                  'attributes' => {
15972 
                    'bin_pt' => 0,
15973 
                    'is_floating_block' => 1,
15974 
                    'must_be_hdl_vector' => 1,
15975 
                    'period' => 1,
15976 
                    'port_id' => 0,
15977 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/dout',
15978 
                    'type' => 'UFix_32_0',
15979 
                  },
15980 
                  'direction' => 'in',
15981 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
15982 
                  'width' => 32,
15983 
                },
15984 
                'to_register13_en' => {
15985 
                  'attributes' => {
15986 
                    'bin_pt' => 0,
15987 
                    'is_floating_block' => 1,
15988 
                    'must_be_hdl_vector' => 1,
15989 
                    'period' => 1,
15990 
                    'port_id' => 1,
15991 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register13/en',
15992 
                    'type' => 'Bool',
15993 
                  },
15994 
                  'direction' => 'out',
15995 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
15996 
                  'width' => 1,
15997 
                },
15998 
                'to_register14_ce' => {
15999 
                  'attributes' => {
16000 
                    'domain' => '',
16001 
                    'group' => 1,
16002 
                    'isCe' => 1,
16003 
                    'is_floating_block' => 1,
16004 
                    'period' => 1,
16005 
                    'type' => 'logic',
16006 
                  },
16007 
                  'direction' => 'out',
16008 
                  'hdlType' => 'std_logic',
16009 
                  'width' => 1,
16010 
                },
16011 
                'to_register14_clk' => {
16012 
                  'attributes' => {
16013 
                    'domain' => '',
16014 
                    'group' => 1,
16015 
                    'isClk' => 1,
16016 
                    'is_floating_block' => 1,
16017 
                    'period' => 1,
16018 
                    'type' => 'logic',
16019 
                  },
16020 
                  'direction' => 'out',
16021 
                  'hdlType' => 'std_logic',
16022 
                  'width' => 1,
16023 
                },
16024 
                'to_register14_clr' => {
16025 
                  'attributes' => {
16026 
                    'domain' => '',
16027 
                    'group' => 1,
16028 
                    'isClr' => 1,
16029 
                    'is_floating_block' => 1,
16030 
                    'period' => 1,
16031 
                    'type' => 'logic',
16032 
                    'valid_bit_used' => 0,
16033 
                  },
16034 
                  'direction' => 'out',
16035 
                  'hdlType' => 'std_logic',
16036 
                  'width' => 1,
16037 
                },
16038 
                'to_register14_data_in' => {
16039 
                  'attributes' => {
16040 
                    'bin_pt' => 0,
16041 
                    'is_floating_block' => 1,
16042 
                    'must_be_hdl_vector' => 1,
16043 
                    'period' => 1,
16044 
                    'port_id' => 0,
16045 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/data_in',
16046 
                    'type' => 'Bool',
16047 
                  },
16048 
                  'direction' => 'out',
16049 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16050 
                  'width' => 1,
16051 
                },
16052 
                'to_register14_dout' => {
16053 
                  'attributes' => {
16054 
                    'bin_pt' => 0,
16055 
                    'is_floating_block' => 1,
16056 
                    'must_be_hdl_vector' => 1,
16057 
                    'period' => 1,
16058 
                    'port_id' => 0,
16059 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/dout',
16060 
                    'type' => 'Bool',
16061 
                  },
16062 
                  'direction' => 'in',
16063 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16064 
                  'width' => 1,
16065 
                },
16066 
                'to_register14_en' => {
16067 
                  'attributes' => {
16068 
                    'bin_pt' => 0,
16069 
                    'is_floating_block' => 1,
16070 
                    'must_be_hdl_vector' => 1,
16071 
                    'period' => 1,
16072 
                    'port_id' => 1,
16073 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register14/en',
16074 
                    'type' => 'Bool',
16075 
                  },
16076 
                  'direction' => 'out',
16077 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16078 
                  'width' => 1,
16079 
                },
16080 
                'to_register15_ce' => {
16081 
                  'attributes' => {
16082 
                    'domain' => '',
16083 
                    'group' => 1,
16084 
                    'isCe' => 1,
16085 
                    'is_floating_block' => 1,
16086 
                    'period' => 1,
16087 
                    'type' => 'logic',
16088 
                  },
16089 
                  'direction' => 'out',
16090 
                  'hdlType' => 'std_logic',
16091 
                  'width' => 1,
16092 
                },
16093 
                'to_register15_clk' => {
16094 
                  'attributes' => {
16095 
                    'domain' => '',
16096 
                    'group' => 1,
16097 
                    'isClk' => 1,
16098 
                    'is_floating_block' => 1,
16099 
                    'period' => 1,
16100 
                    'type' => 'logic',
16101 
                  },
16102 
                  'direction' => 'out',
16103 
                  'hdlType' => 'std_logic',
16104 
                  'width' => 1,
16105 
                },
16106 
                'to_register15_clr' => {
16107 
                  'attributes' => {
16108 
                    'domain' => '',
16109 
                    'group' => 1,
16110 
                    'isClr' => 1,
16111 
                    'is_floating_block' => 1,
16112 
                    'period' => 1,
16113 
                    'type' => 'logic',
16114 
                    'valid_bit_used' => 0,
16115 
                  },
16116 
                  'direction' => 'out',
16117 
                  'hdlType' => 'std_logic',
16118 
                  'width' => 1,
16119 
                },
16120 
                'to_register15_data_in' => {
16121 
                  'attributes' => {
16122 
                    'bin_pt' => 0,
16123 
                    'is_floating_block' => 1,
16124 
                    'must_be_hdl_vector' => 1,
16125 
                    'period' => 1,
16126 
                    'port_id' => 0,
16127 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/data_in',
16128 
                    'type' => 'UFix_32_0',
16129 
                  },
16130 
                  'direction' => 'out',
16131 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16132 
                  'width' => 32,
16133 
                },
16134 
                'to_register15_dout' => {
16135 
                  'attributes' => {
16136 
                    'bin_pt' => 0,
16137 
                    'is_floating_block' => 1,
16138 
                    'must_be_hdl_vector' => 1,
16139 
                    'period' => 1,
16140 
                    'port_id' => 0,
16141 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/dout',
16142 
                    'type' => 'UFix_32_0',
16143 
                  },
16144 
                  'direction' => 'in',
16145 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16146 
                  'width' => 32,
16147 
                },
16148 
                'to_register15_en' => {
16149 
                  'attributes' => {
16150 
                    'bin_pt' => 0,
16151 
                    'is_floating_block' => 1,
16152 
                    'must_be_hdl_vector' => 1,
16153 
                    'period' => 1,
16154 
                    'port_id' => 1,
16155 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register15/en',
16156 
                    'type' => 'Bool',
16157 
                  },
16158 
                  'direction' => 'out',
16159 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16160 
                  'width' => 1,
16161 
                },
16162 
                'to_register16_ce' => {
16163 
                  'attributes' => {
16164 
                    'domain' => '',
16165 
                    'group' => 1,
16166 
                    'isCe' => 1,
16167 
                    'is_floating_block' => 1,
16168 
                    'period' => 1,
16169 
                    'type' => 'logic',
16170 
                  },
16171 
                  'direction' => 'out',
16172 
                  'hdlType' => 'std_logic',
16173 
                  'width' => 1,
16174 
                },
16175 
                'to_register16_clk' => {
16176 
                  'attributes' => {
16177 
                    'domain' => '',
16178 
                    'group' => 1,
16179 
                    'isClk' => 1,
16180 
                    'is_floating_block' => 1,
16181 
                    'period' => 1,
16182 
                    'type' => 'logic',
16183 
                  },
16184 
                  'direction' => 'out',
16185 
                  'hdlType' => 'std_logic',
16186 
                  'width' => 1,
16187 
                },
16188 
                'to_register16_clr' => {
16189 
                  'attributes' => {
16190 
                    'domain' => '',
16191 
                    'group' => 1,
16192 
                    'isClr' => 1,
16193 
                    'is_floating_block' => 1,
16194 
                    'period' => 1,
16195 
                    'type' => 'logic',
16196 
                    'valid_bit_used' => 0,
16197 
                  },
16198 
                  'direction' => 'out',
16199 
                  'hdlType' => 'std_logic',
16200 
                  'width' => 1,
16201 
                },
16202 
                'to_register16_data_in' => {
16203 
                  'attributes' => {
16204 
                    'bin_pt' => 0,
16205 
                    'is_floating_block' => 1,
16206 
                    'must_be_hdl_vector' => 1,
16207 
                    'period' => 1,
16208 
                    'port_id' => 0,
16209 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/data_in',
16210 
                    'type' => 'Bool',
16211 
                  },
16212 
                  'direction' => 'out',
16213 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16214 
                  'width' => 1,
16215 
                },
16216 
                'to_register16_dout' => {
16217 
                  'attributes' => {
16218 
                    'bin_pt' => 0,
16219 
                    'is_floating_block' => 1,
16220 
                    'must_be_hdl_vector' => 1,
16221 
                    'period' => 1,
16222 
                    'port_id' => 0,
16223 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/dout',
16224 
                    'type' => 'Bool',
16225 
                  },
16226 
                  'direction' => 'in',
16227 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16228 
                  'width' => 1,
16229 
                },
16230 
                'to_register16_en' => {
16231 
                  'attributes' => {
16232 
                    'bin_pt' => 0,
16233 
                    'is_floating_block' => 1,
16234 
                    'must_be_hdl_vector' => 1,
16235 
                    'period' => 1,
16236 
                    'port_id' => 1,
16237 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register16/en',
16238 
                    'type' => 'Bool',
16239 
                  },
16240 
                  'direction' => 'out',
16241 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16242 
                  'width' => 1,
16243 
                },
16244 
                'to_register17_ce' => {
16245 
                  'attributes' => {
16246 
                    'domain' => '',
16247 
                    'group' => 1,
16248 
                    'isCe' => 1,
16249 
                    'is_floating_block' => 1,
16250 
                    'period' => 1,
16251 
                    'type' => 'logic',
16252 
                  },
16253 
                  'direction' => 'out',
16254 
                  'hdlType' => 'std_logic',
16255 
                  'width' => 1,
16256 
                },
16257 
                'to_register17_clk' => {
16258 
                  'attributes' => {
16259 
                    'domain' => '',
16260 
                    'group' => 1,
16261 
                    'isClk' => 1,
16262 
                    'is_floating_block' => 1,
16263 
                    'period' => 1,
16264 
                    'type' => 'logic',
16265 
                  },
16266 
                  'direction' => 'out',
16267 
                  'hdlType' => 'std_logic',
16268 
                  'width' => 1,
16269 
                },
16270 
                'to_register17_clr' => {
16271 
                  'attributes' => {
16272 
                    'domain' => '',
16273 
                    'group' => 1,
16274 
                    'isClr' => 1,
16275 
                    'is_floating_block' => 1,
16276 
                    'period' => 1,
16277 
                    'type' => 'logic',
16278 
                    'valid_bit_used' => 0,
16279 
                  },
16280 
                  'direction' => 'out',
16281 
                  'hdlType' => 'std_logic',
16282 
                  'width' => 1,
16283 
                },
16284 
                'to_register17_data_in' => {
16285 
                  'attributes' => {
16286 
                    'bin_pt' => 0,
16287 
                    'is_floating_block' => 1,
16288 
                    'must_be_hdl_vector' => 1,
16289 
                    'period' => 1,
16290 
                    'port_id' => 0,
16291 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/data_in',
16292 
                    'type' => 'UFix_32_0',
16293 
                  },
16294 
                  'direction' => 'out',
16295 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16296 
                  'width' => 32,
16297 
                },
16298 
                'to_register17_dout' => {
16299 
                  'attributes' => {
16300 
                    'bin_pt' => 0,
16301 
                    'is_floating_block' => 1,
16302 
                    'must_be_hdl_vector' => 1,
16303 
                    'period' => 1,
16304 
                    'port_id' => 0,
16305 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/dout',
16306 
                    'type' => 'UFix_32_0',
16307 
                  },
16308 
                  'direction' => 'in',
16309 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16310 
                  'width' => 32,
16311 
                },
16312 
                'to_register17_en' => {
16313 
                  'attributes' => {
16314 
                    'bin_pt' => 0,
16315 
                    'is_floating_block' => 1,
16316 
                    'must_be_hdl_vector' => 1,
16317 
                    'period' => 1,
16318 
                    'port_id' => 1,
16319 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register17/en',
16320 
                    'type' => 'Bool',
16321 
                  },
16322 
                  'direction' => 'out',
16323 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16324 
                  'width' => 1,
16325 
                },
16326 
                'to_register18_ce' => {
16327 
                  'attributes' => {
16328 
                    'domain' => '',
16329 
                    'group' => 1,
16330 
                    'isCe' => 1,
16331 
                    'is_floating_block' => 1,
16332 
                    'period' => 1,
16333 
                    'type' => 'logic',
16334 
                  },
16335 
                  'direction' => 'out',
16336 
                  'hdlType' => 'std_logic',
16337 
                  'width' => 1,
16338 
                },
16339 
                'to_register18_clk' => {
16340 
                  'attributes' => {
16341 
                    'domain' => '',
16342 
                    'group' => 1,
16343 
                    'isClk' => 1,
16344 
                    'is_floating_block' => 1,
16345 
                    'period' => 1,
16346 
                    'type' => 'logic',
16347 
                  },
16348 
                  'direction' => 'out',
16349 
                  'hdlType' => 'std_logic',
16350 
                  'width' => 1,
16351 
                },
16352 
                'to_register18_clr' => {
16353 
                  'attributes' => {
16354 
                    'domain' => '',
16355 
                    'group' => 1,
16356 
                    'isClr' => 1,
16357 
                    'is_floating_block' => 1,
16358 
                    'period' => 1,
16359 
                    'type' => 'logic',
16360 
                    'valid_bit_used' => 0,
16361 
                  },
16362 
                  'direction' => 'out',
16363 
                  'hdlType' => 'std_logic',
16364 
                  'width' => 1,
16365 
                },
16366 
                'to_register18_data_in' => {
16367 
                  'attributes' => {
16368 
                    'bin_pt' => 0,
16369 
                    'is_floating_block' => 1,
16370 
                    'must_be_hdl_vector' => 1,
16371 
                    'period' => 1,
16372 
                    'port_id' => 0,
16373 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/data_in',
16374 
                    'type' => 'UFix_1_0',
16375 
                  },
16376 
                  'direction' => 'out',
16377 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16378 
                  'width' => 1,
16379 
                },
16380 
                'to_register18_dout' => {
16381 
                  'attributes' => {
16382 
                    'bin_pt' => 0,
16383 
                    'is_floating_block' => 1,
16384 
                    'must_be_hdl_vector' => 1,
16385 
                    'period' => 1,
16386 
                    'port_id' => 0,
16387 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/dout',
16388 
                    'type' => 'UFix_1_0',
16389 
                  },
16390 
                  'direction' => 'in',
16391 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16392 
                  'width' => 1,
16393 
                },
16394 
                'to_register18_en' => {
16395 
                  'attributes' => {
16396 
                    'bin_pt' => 0,
16397 
                    'is_floating_block' => 1,
16398 
                    'must_be_hdl_vector' => 1,
16399 
                    'period' => 1,
16400 
                    'port_id' => 1,
16401 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register18/en',
16402 
                    'type' => 'Bool',
16403 
                  },
16404 
                  'direction' => 'out',
16405 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16406 
                  'width' => 1,
16407 
                },
16408 
                'to_register19_ce' => {
16409 
                  'attributes' => {
16410 
                    'domain' => '',
16411 
                    'group' => 1,
16412 
                    'isCe' => 1,
16413 
                    'is_floating_block' => 1,
16414 
                    'period' => 1,
16415 
                    'type' => 'logic',
16416 
                  },
16417 
                  'direction' => 'out',
16418 
                  'hdlType' => 'std_logic',
16419 
                  'width' => 1,
16420 
                },
16421 
                'to_register19_clk' => {
16422 
                  'attributes' => {
16423 
                    'domain' => '',
16424 
                    'group' => 1,
16425 
                    'isClk' => 1,
16426 
                    'is_floating_block' => 1,
16427 
                    'period' => 1,
16428 
                    'type' => 'logic',
16429 
                  },
16430 
                  'direction' => 'out',
16431 
                  'hdlType' => 'std_logic',
16432 
                  'width' => 1,
16433 
                },
16434 
                'to_register19_clr' => {
16435 
                  'attributes' => {
16436 
                    'domain' => '',
16437 
                    'group' => 1,
16438 
                    'isClr' => 1,
16439 
                    'is_floating_block' => 1,
16440 
                    'period' => 1,
16441 
                    'type' => 'logic',
16442 
                    'valid_bit_used' => 0,
16443 
                  },
16444 
                  'direction' => 'out',
16445 
                  'hdlType' => 'std_logic',
16446 
                  'width' => 1,
16447 
                },
16448 
                'to_register19_data_in' => {
16449 
                  'attributes' => {
16450 
                    'bin_pt' => 0,
16451 
                    'is_floating_block' => 1,
16452 
                    'must_be_hdl_vector' => 1,
16453 
                    'period' => 1,
16454 
                    'port_id' => 0,
16455 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/data_in',
16456 
                    'type' => 'UFix_1_0',
16457 
                  },
16458 
                  'direction' => 'out',
16459 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16460 
                  'width' => 1,
16461 
                },
16462 
                'to_register19_dout' => {
16463 
                  'attributes' => {
16464 
                    'bin_pt' => 0,
16465 
                    'is_floating_block' => 1,
16466 
                    'must_be_hdl_vector' => 1,
16467 
                    'period' => 1,
16468 
                    'port_id' => 0,
16469 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/dout',
16470 
                    'type' => 'UFix_1_0',
16471 
                  },
16472 
                  'direction' => 'in',
16473 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16474 
                  'width' => 1,
16475 
                },
16476 
                'to_register19_en' => {
16477 
                  'attributes' => {
16478 
                    'bin_pt' => 0,
16479 
                    'is_floating_block' => 1,
16480 
                    'must_be_hdl_vector' => 1,
16481 
                    'period' => 1,
16482 
                    'port_id' => 1,
16483 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register19/en',
16484 
                    'type' => 'Bool',
16485 
                  },
16486 
                  'direction' => 'out',
16487 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16488 
                  'width' => 1,
16489 
                },
16490 
                'to_register1_ce' => {
16491 
                  'attributes' => {
16492 
                    'domain' => '',
16493 
                    'group' => 1,
16494 
                    'isCe' => 1,
16495 
                    'is_floating_block' => 1,
16496 
                    'period' => 1,
16497 
                    'type' => 'logic',
16498 
                  },
16499 
                  'direction' => 'out',
16500 
                  'hdlType' => 'std_logic',
16501 
                  'width' => 1,
16502 
                },
16503 
                'to_register1_clk' => {
16504 
                  'attributes' => {
16505 
                    'domain' => '',
16506 
                    'group' => 1,
16507 
                    'isClk' => 1,
16508 
                    'is_floating_block' => 1,
16509 
                    'period' => 1,
16510 
                    'type' => 'logic',
16511 
                  },
16512 
                  'direction' => 'out',
16513 
                  'hdlType' => 'std_logic',
16514 
                  'width' => 1,
16515 
                },
16516 
                'to_register1_clr' => {
16517 
                  'attributes' => {
16518 
                    'domain' => '',
16519 
                    'group' => 1,
16520 
                    'isClr' => 1,
16521 
                    'is_floating_block' => 1,
16522 
                    'period' => 1,
16523 
                    'type' => 'logic',
16524 
                    'valid_bit_used' => 0,
16525 
                  },
16526 
                  'direction' => 'out',
16527 
                  'hdlType' => 'std_logic',
16528 
                  'width' => 1,
16529 
                },
16530 
                'to_register1_data_in' => {
16531 
                  'attributes' => {
16532 
                    'bin_pt' => 0,
16533 
                    'is_floating_block' => 1,
16534 
                    'must_be_hdl_vector' => 1,
16535 
                    'period' => 1,
16536 
                    'port_id' => 0,
16537 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/data_in',
16538 
                    'type' => 'UFix_32_0',
16539 
                  },
16540 
                  'direction' => 'out',
16541 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16542 
                  'width' => 32,
16543 
                },
16544 
                'to_register1_dout' => {
16545 
                  'attributes' => {
16546 
                    'bin_pt' => 0,
16547 
                    'is_floating_block' => 1,
16548 
                    'must_be_hdl_vector' => 1,
16549 
                    'period' => 1,
16550 
                    'port_id' => 0,
16551 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/dout',
16552 
                    'type' => 'UFix_32_0',
16553 
                  },
16554 
                  'direction' => 'in',
16555 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16556 
                  'width' => 32,
16557 
                },
16558 
                'to_register1_en' => {
16559 
                  'attributes' => {
16560 
                    'bin_pt' => 0,
16561 
                    'is_floating_block' => 1,
16562 
                    'must_be_hdl_vector' => 1,
16563 
                    'period' => 1,
16564 
                    'port_id' => 1,
16565 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register1/en',
16566 
                    'type' => 'Bool',
16567 
                  },
16568 
                  'direction' => 'out',
16569 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16570 
                  'width' => 1,
16571 
                },
16572 
                'to_register20_ce' => {
16573 
                  'attributes' => {
16574 
                    'domain' => '',
16575 
                    'group' => 1,
16576 
                    'isCe' => 1,
16577 
                    'is_floating_block' => 1,
16578 
                    'period' => 1,
16579 
                    'type' => 'logic',
16580 
                  },
16581 
                  'direction' => 'out',
16582 
                  'hdlType' => 'std_logic',
16583 
                  'width' => 1,
16584 
                },
16585 
                'to_register20_clk' => {
16586 
                  'attributes' => {
16587 
                    'domain' => '',
16588 
                    'group' => 1,
16589 
                    'isClk' => 1,
16590 
                    'is_floating_block' => 1,
16591 
                    'period' => 1,
16592 
                    'type' => 'logic',
16593 
                  },
16594 
                  'direction' => 'out',
16595 
                  'hdlType' => 'std_logic',
16596 
                  'width' => 1,
16597 
                },
16598 
                'to_register20_clr' => {
16599 
                  'attributes' => {
16600 
                    'domain' => '',
16601 
                    'group' => 1,
16602 
                    'isClr' => 1,
16603 
                    'is_floating_block' => 1,
16604 
                    'period' => 1,
16605 
                    'type' => 'logic',
16606 
                    'valid_bit_used' => 0,
16607 
                  },
16608 
                  'direction' => 'out',
16609 
                  'hdlType' => 'std_logic',
16610 
                  'width' => 1,
16611 
                },
16612 
                'to_register20_data_in' => {
16613 
                  'attributes' => {
16614 
                    'bin_pt' => 0,
16615 
                    'is_floating_block' => 1,
16616 
                    'must_be_hdl_vector' => 1,
16617 
                    'period' => 1,
16618 
                    'port_id' => 0,
16619 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/data_in',
16620 
                    'type' => 'UFix_32_0',
16621 
                  },
16622 
                  'direction' => 'out',
16623 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16624 
                  'width' => 32,
16625 
                },
16626 
                'to_register20_dout' => {
16627 
                  'attributes' => {
16628 
                    'bin_pt' => 0,
16629 
                    'is_floating_block' => 1,
16630 
                    'must_be_hdl_vector' => 1,
16631 
                    'period' => 1,
16632 
                    'port_id' => 0,
16633 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/dout',
16634 
                    'type' => 'UFix_32_0',
16635 
                  },
16636 
                  'direction' => 'in',
16637 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16638 
                  'width' => 32,
16639 
                },
16640 
                'to_register20_en' => {
16641 
                  'attributes' => {
16642 
                    'bin_pt' => 0,
16643 
                    'is_floating_block' => 1,
16644 
                    'must_be_hdl_vector' => 1,
16645 
                    'period' => 1,
16646 
                    'port_id' => 1,
16647 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register20/en',
16648 
                    'type' => 'Bool',
16649 
                  },
16650 
                  'direction' => 'out',
16651 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16652 
                  'width' => 1,
16653 
                },
16654 
                'to_register21_ce' => {
16655 
                  'attributes' => {
16656 
                    'domain' => '',
16657 
                    'group' => 1,
16658 
                    'isCe' => 1,
16659 
                    'is_floating_block' => 1,
16660 
                    'period' => 1,
16661 
                    'type' => 'logic',
16662 
                  },
16663 
                  'direction' => 'out',
16664 
                  'hdlType' => 'std_logic',
16665 
                  'width' => 1,
16666 
                },
16667 
                'to_register21_clk' => {
16668 
                  'attributes' => {
16669 
                    'domain' => '',
16670 
                    'group' => 1,
16671 
                    'isClk' => 1,
16672 
                    'is_floating_block' => 1,
16673 
                    'period' => 1,
16674 
                    'type' => 'logic',
16675 
                  },
16676 
                  'direction' => 'out',
16677 
                  'hdlType' => 'std_logic',
16678 
                  'width' => 1,
16679 
                },
16680 
                'to_register21_clr' => {
16681 
                  'attributes' => {
16682 
                    'domain' => '',
16683 
                    'group' => 1,
16684 
                    'isClr' => 1,
16685 
                    'is_floating_block' => 1,
16686 
                    'period' => 1,
16687 
                    'type' => 'logic',
16688 
                    'valid_bit_used' => 0,
16689 
                  },
16690 
                  'direction' => 'out',
16691 
                  'hdlType' => 'std_logic',
16692 
                  'width' => 1,
16693 
                },
16694 
                'to_register21_data_in' => {
16695 
                  'attributes' => {
16696 
                    'bin_pt' => 0,
16697 
                    'is_floating_block' => 1,
16698 
                    'must_be_hdl_vector' => 1,
16699 
                    'period' => 1,
16700 
                    'port_id' => 0,
16701 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/data_in',
16702 
                    'type' => 'Bool',
16703 
                  },
16704 
                  'direction' => 'out',
16705 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16706 
                  'width' => 1,
16707 
                },
16708 
                'to_register21_dout' => {
16709 
                  'attributes' => {
16710 
                    'bin_pt' => 0,
16711 
                    'is_floating_block' => 1,
16712 
                    'must_be_hdl_vector' => 1,
16713 
                    'period' => 1,
16714 
                    'port_id' => 0,
16715 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/dout',
16716 
                    'type' => 'Bool',
16717 
                  },
16718 
                  'direction' => 'in',
16719 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16720 
                  'width' => 1,
16721 
                },
16722 
                'to_register21_en' => {
16723 
                  'attributes' => {
16724 
                    'bin_pt' => 0,
16725 
                    'is_floating_block' => 1,
16726 
                    'must_be_hdl_vector' => 1,
16727 
                    'period' => 1,
16728 
                    'port_id' => 1,
16729 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register21/en',
16730 
                    'type' => 'Bool',
16731 
                  },
16732 
                  'direction' => 'out',
16733 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16734 
                  'width' => 1,
16735 
                },
16736 
                'to_register22_ce' => {
16737 
                  'attributes' => {
16738 
                    'domain' => '',
16739 
                    'group' => 1,
16740 
                    'isCe' => 1,
16741 
                    'is_floating_block' => 1,
16742 
                    'period' => 1,
16743 
                    'type' => 'logic',
16744 
                  },
16745 
                  'direction' => 'out',
16746 
                  'hdlType' => 'std_logic',
16747 
                  'width' => 1,
16748 
                },
16749 
                'to_register22_clk' => {
16750 
                  'attributes' => {
16751 
                    'domain' => '',
16752 
                    'group' => 1,
16753 
                    'isClk' => 1,
16754 
                    'is_floating_block' => 1,
16755 
                    'period' => 1,
16756 
                    'type' => 'logic',
16757 
                  },
16758 
                  'direction' => 'out',
16759 
                  'hdlType' => 'std_logic',
16760 
                  'width' => 1,
16761 
                },
16762 
                'to_register22_clr' => {
16763 
                  'attributes' => {
16764 
                    'domain' => '',
16765 
                    'group' => 1,
16766 
                    'isClr' => 1,
16767 
                    'is_floating_block' => 1,
16768 
                    'period' => 1,
16769 
                    'type' => 'logic',
16770 
                    'valid_bit_used' => 0,
16771 
                  },
16772 
                  'direction' => 'out',
16773 
                  'hdlType' => 'std_logic',
16774 
                  'width' => 1,
16775 
                },
16776 
                'to_register22_data_in' => {
16777 
                  'attributes' => {
16778 
                    'bin_pt' => 0,
16779 
                    'is_floating_block' => 1,
16780 
                    'must_be_hdl_vector' => 1,
16781 
                    'period' => 1,
16782 
                    'port_id' => 0,
16783 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/data_in',
16784 
                    'type' => 'UFix_32_0',
16785 
                  },
16786 
                  'direction' => 'out',
16787 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16788 
                  'width' => 32,
16789 
                },
16790 
                'to_register22_dout' => {
16791 
                  'attributes' => {
16792 
                    'bin_pt' => 0,
16793 
                    'is_floating_block' => 1,
16794 
                    'must_be_hdl_vector' => 1,
16795 
                    'period' => 1,
16796 
                    'port_id' => 0,
16797 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/dout',
16798 
                    'type' => 'UFix_32_0',
16799 
                  },
16800 
                  'direction' => 'in',
16801 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16802 
                  'width' => 32,
16803 
                },
16804 
                'to_register22_en' => {
16805 
                  'attributes' => {
16806 
                    'bin_pt' => 0,
16807 
                    'is_floating_block' => 1,
16808 
                    'must_be_hdl_vector' => 1,
16809 
                    'period' => 1,
16810 
                    'port_id' => 1,
16811 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register22/en',
16812 
                    'type' => 'Bool',
16813 
                  },
16814 
                  'direction' => 'out',
16815 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16816 
                  'width' => 1,
16817 
                },
16818 
                'to_register23_ce' => {
16819 
                  'attributes' => {
16820 
                    'domain' => '',
16821 
                    'group' => 1,
16822 
                    'isCe' => 1,
16823 
                    'is_floating_block' => 1,
16824 
                    'period' => 1,
16825 
                    'type' => 'logic',
16826 
                  },
16827 
                  'direction' => 'out',
16828 
                  'hdlType' => 'std_logic',
16829 
                  'width' => 1,
16830 
                },
16831 
                'to_register23_clk' => {
16832 
                  'attributes' => {
16833 
                    'domain' => '',
16834 
                    'group' => 1,
16835 
                    'isClk' => 1,
16836 
                    'is_floating_block' => 1,
16837 
                    'period' => 1,
16838 
                    'type' => 'logic',
16839 
                  },
16840 
                  'direction' => 'out',
16841 
                  'hdlType' => 'std_logic',
16842 
                  'width' => 1,
16843 
                },
16844 
                'to_register23_clr' => {
16845 
                  'attributes' => {
16846 
                    'domain' => '',
16847 
                    'group' => 1,
16848 
                    'isClr' => 1,
16849 
                    'is_floating_block' => 1,
16850 
                    'period' => 1,
16851 
                    'type' => 'logic',
16852 
                    'valid_bit_used' => 0,
16853 
                  },
16854 
                  'direction' => 'out',
16855 
                  'hdlType' => 'std_logic',
16856 
                  'width' => 1,
16857 
                },
16858 
                'to_register23_data_in' => {
16859 
                  'attributes' => {
16860 
                    'bin_pt' => 0,
16861 
                    'is_floating_block' => 1,
16862 
                    'must_be_hdl_vector' => 1,
16863 
                    'period' => 1,
16864 
                    'port_id' => 0,
16865 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/data_in',
16866 
                    'type' => 'Bool',
16867 
                  },
16868 
                  'direction' => 'out',
16869 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16870 
                  'width' => 1,
16871 
                },
16872 
                'to_register23_dout' => {
16873 
                  'attributes' => {
16874 
                    'bin_pt' => 0,
16875 
                    'is_floating_block' => 1,
16876 
                    'must_be_hdl_vector' => 1,
16877 
                    'period' => 1,
16878 
                    'port_id' => 0,
16879 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/dout',
16880 
                    'type' => 'Bool',
16881 
                  },
16882 
                  'direction' => 'in',
16883 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16884 
                  'width' => 1,
16885 
                },
16886 
                'to_register23_en' => {
16887 
                  'attributes' => {
16888 
                    'bin_pt' => 0,
16889 
                    'is_floating_block' => 1,
16890 
                    'must_be_hdl_vector' => 1,
16891 
                    'period' => 1,
16892 
                    'port_id' => 1,
16893 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register23/en',
16894 
                    'type' => 'Bool',
16895 
                  },
16896 
                  'direction' => 'out',
16897 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16898 
                  'width' => 1,
16899 
                },
16900 
                'to_register24_ce' => {
16901 
                  'attributes' => {
16902 
                    'domain' => '',
16903 
                    'group' => 1,
16904 
                    'isCe' => 1,
16905 
                    'is_floating_block' => 1,
16906 
                    'period' => 1,
16907 
                    'type' => 'logic',
16908 
                  },
16909 
                  'direction' => 'out',
16910 
                  'hdlType' => 'std_logic',
16911 
                  'width' => 1,
16912 
                },
16913 
                'to_register24_clk' => {
16914 
                  'attributes' => {
16915 
                    'domain' => '',
16916 
                    'group' => 1,
16917 
                    'isClk' => 1,
16918 
                    'is_floating_block' => 1,
16919 
                    'period' => 1,
16920 
                    'type' => 'logic',
16921 
                  },
16922 
                  'direction' => 'out',
16923 
                  'hdlType' => 'std_logic',
16924 
                  'width' => 1,
16925 
                },
16926 
                'to_register24_clr' => {
16927 
                  'attributes' => {
16928 
                    'domain' => '',
16929 
                    'group' => 1,
16930 
                    'isClr' => 1,
16931 
                    'is_floating_block' => 1,
16932 
                    'period' => 1,
16933 
                    'type' => 'logic',
16934 
                    'valid_bit_used' => 0,
16935 
                  },
16936 
                  'direction' => 'out',
16937 
                  'hdlType' => 'std_logic',
16938 
                  'width' => 1,
16939 
                },
16940 
                'to_register24_data_in' => {
16941 
                  'attributes' => {
16942 
                    'bin_pt' => 0,
16943 
                    'is_floating_block' => 1,
16944 
                    'must_be_hdl_vector' => 1,
16945 
                    'period' => 1,
16946 
                    'port_id' => 0,
16947 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/data_in',
16948 
                    'type' => 'UFix_32_0',
16949 
                  },
16950 
                  'direction' => 'out',
16951 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16952 
                  'width' => 32,
16953 
                },
16954 
                'to_register24_dout' => {
16955 
                  'attributes' => {
16956 
                    'bin_pt' => 0,
16957 
                    'is_floating_block' => 1,
16958 
                    'must_be_hdl_vector' => 1,
16959 
                    'period' => 1,
16960 
                    'port_id' => 0,
16961 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/dout',
16962 
                    'type' => 'UFix_32_0',
16963 
                  },
16964 
                  'direction' => 'in',
16965 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
16966 
                  'width' => 32,
16967 
                },
16968 
                'to_register24_en' => {
16969 
                  'attributes' => {
16970 
                    'bin_pt' => 0,
16971 
                    'is_floating_block' => 1,
16972 
                    'must_be_hdl_vector' => 1,
16973 
                    'period' => 1,
16974 
                    'port_id' => 1,
16975 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register24/en',
16976 
                    'type' => 'Bool',
16977 
                  },
16978 
                  'direction' => 'out',
16979 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
16980 
                  'width' => 1,
16981 
                },
16982 
                'to_register25_ce' => {
16983 
                  'attributes' => {
16984 
                    'domain' => '',
16985 
                    'group' => 1,
16986 
                    'isCe' => 1,
16987 
                    'is_floating_block' => 1,
16988 
                    'period' => 1,
16989 
                    'type' => 'logic',
16990 
                  },
16991 
                  'direction' => 'out',
16992 
                  'hdlType' => 'std_logic',
16993 
                  'width' => 1,
16994 
                },
16995 
                'to_register25_clk' => {
16996 
                  'attributes' => {
16997 
                    'domain' => '',
16998 
                    'group' => 1,
16999 
                    'isClk' => 1,
17000 
                    'is_floating_block' => 1,
17001 
                    'period' => 1,
17002 
                    'type' => 'logic',
17003 
                  },
17004 
                  'direction' => 'out',
17005 
                  'hdlType' => 'std_logic',
17006 
                  'width' => 1,
17007 
                },
17008 
                'to_register25_clr' => {
17009 
                  'attributes' => {
17010 
                    'domain' => '',
17011 
                    'group' => 1,
17012 
                    'isClr' => 1,
17013 
                    'is_floating_block' => 1,
17014 
                    'period' => 1,
17015 
                    'type' => 'logic',
17016 
                    'valid_bit_used' => 0,
17017 
                  },
17018 
                  'direction' => 'out',
17019 
                  'hdlType' => 'std_logic',
17020 
                  'width' => 1,
17021 
                },
17022 
                'to_register25_data_in' => {
17023 
                  'attributes' => {
17024 
                    'bin_pt' => 0,
17025 
                    'is_floating_block' => 1,
17026 
                    'must_be_hdl_vector' => 1,
17027 
                    'period' => 1,
17028 
                    'port_id' => 0,
17029 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/data_in',
17030 
                    'type' => 'Bool',
17031 
                  },
17032 
                  'direction' => 'out',
17033 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17034 
                  'width' => 1,
17035 
                },
17036 
                'to_register25_dout' => {
17037 
                  'attributes' => {
17038 
                    'bin_pt' => 0,
17039 
                    'is_floating_block' => 1,
17040 
                    'must_be_hdl_vector' => 1,
17041 
                    'period' => 1,
17042 
                    'port_id' => 0,
17043 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/dout',
17044 
                    'type' => 'Bool',
17045 
                  },
17046 
                  'direction' => 'in',
17047 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17048 
                  'width' => 1,
17049 
                },
17050 
                'to_register25_en' => {
17051 
                  'attributes' => {
17052 
                    'bin_pt' => 0,
17053 
                    'is_floating_block' => 1,
17054 
                    'must_be_hdl_vector' => 1,
17055 
                    'period' => 1,
17056 
                    'port_id' => 1,
17057 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register25/en',
17058 
                    'type' => 'Bool',
17059 
                  },
17060 
                  'direction' => 'out',
17061 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17062 
                  'width' => 1,
17063 
                },
17064 
                'to_register26_ce' => {
17065 
                  'attributes' => {
17066 
                    'domain' => '',
17067 
                    'group' => 1,
17068 
                    'isCe' => 1,
17069 
                    'is_floating_block' => 1,
17070 
                    'period' => 1,
17071 
                    'type' => 'logic',
17072 
                  },
17073 
                  'direction' => 'out',
17074 
                  'hdlType' => 'std_logic',
17075 
                  'width' => 1,
17076 
                },
17077 
                'to_register26_clk' => {
17078 
                  'attributes' => {
17079 
                    'domain' => '',
17080 
                    'group' => 1,
17081 
                    'isClk' => 1,
17082 
                    'is_floating_block' => 1,
17083 
                    'period' => 1,
17084 
                    'type' => 'logic',
17085 
                  },
17086 
                  'direction' => 'out',
17087 
                  'hdlType' => 'std_logic',
17088 
                  'width' => 1,
17089 
                },
17090 
                'to_register26_clr' => {
17091 
                  'attributes' => {
17092 
                    'domain' => '',
17093 
                    'group' => 1,
17094 
                    'isClr' => 1,
17095 
                    'is_floating_block' => 1,
17096 
                    'period' => 1,
17097 
                    'type' => 'logic',
17098 
                    'valid_bit_used' => 0,
17099 
                  },
17100 
                  'direction' => 'out',
17101 
                  'hdlType' => 'std_logic',
17102 
                  'width' => 1,
17103 
                },
17104 
                'to_register26_data_in' => {
17105 
                  'attributes' => {
17106 
                    'bin_pt' => 0,
17107 
                    'is_floating_block' => 1,
17108 
                    'must_be_hdl_vector' => 1,
17109 
                    'period' => 1,
17110 
                    'port_id' => 0,
17111 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/data_in',
17112 
                    'type' => 'UFix_32_0',
17113 
                  },
17114 
                  'direction' => 'out',
17115 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17116 
                  'width' => 32,
17117 
                },
17118 
                'to_register26_dout' => {
17119 
                  'attributes' => {
17120 
                    'bin_pt' => 0,
17121 
                    'is_floating_block' => 1,
17122 
                    'must_be_hdl_vector' => 1,
17123 
                    'period' => 1,
17124 
                    'port_id' => 0,
17125 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/dout',
17126 
                    'type' => 'UFix_32_0',
17127 
                  },
17128 
                  'direction' => 'in',
17129 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17130 
                  'width' => 32,
17131 
                },
17132 
                'to_register26_en' => {
17133 
                  'attributes' => {
17134 
                    'bin_pt' => 0,
17135 
                    'is_floating_block' => 1,
17136 
                    'must_be_hdl_vector' => 1,
17137 
                    'period' => 1,
17138 
                    'port_id' => 1,
17139 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register26/en',
17140 
                    'type' => 'Bool',
17141 
                  },
17142 
                  'direction' => 'out',
17143 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17144 
                  'width' => 1,
17145 
                },
17146 
                'to_register27_ce' => {
17147 
                  'attributes' => {
17148 
                    'domain' => '',
17149 
                    'group' => 1,
17150 
                    'isCe' => 1,
17151 
                    'is_floating_block' => 1,
17152 
                    'period' => 1,
17153 
                    'type' => 'logic',
17154 
                  },
17155 
                  'direction' => 'out',
17156 
                  'hdlType' => 'std_logic',
17157 
                  'width' => 1,
17158 
                },
17159 
                'to_register27_clk' => {
17160 
                  'attributes' => {
17161 
                    'domain' => '',
17162 
                    'group' => 1,
17163 
                    'isClk' => 1,
17164 
                    'is_floating_block' => 1,
17165 
                    'period' => 1,
17166 
                    'type' => 'logic',
17167 
                  },
17168 
                  'direction' => 'out',
17169 
                  'hdlType' => 'std_logic',
17170 
                  'width' => 1,
17171 
                },
17172 
                'to_register27_clr' => {
17173 
                  'attributes' => {
17174 
                    'domain' => '',
17175 
                    'group' => 1,
17176 
                    'isClr' => 1,
17177 
                    'is_floating_block' => 1,
17178 
                    'period' => 1,
17179 
                    'type' => 'logic',
17180 
                    'valid_bit_used' => 0,
17181 
                  },
17182 
                  'direction' => 'out',
17183 
                  'hdlType' => 'std_logic',
17184 
                  'width' => 1,
17185 
                },
17186 
                'to_register27_data_in' => {
17187 
                  'attributes' => {
17188 
                    'bin_pt' => 0,
17189 
                    'is_floating_block' => 1,
17190 
                    'must_be_hdl_vector' => 1,
17191 
                    'period' => 1,
17192 
                    'port_id' => 0,
17193 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/data_in',
17194 
                    'type' => 'Bool',
17195 
                  },
17196 
                  'direction' => 'out',
17197 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17198 
                  'width' => 1,
17199 
                },
17200 
                'to_register27_dout' => {
17201 
                  'attributes' => {
17202 
                    'bin_pt' => 0,
17203 
                    'is_floating_block' => 1,
17204 
                    'must_be_hdl_vector' => 1,
17205 
                    'period' => 1,
17206 
                    'port_id' => 0,
17207 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/dout',
17208 
                    'type' => 'Bool',
17209 
                  },
17210 
                  'direction' => 'in',
17211 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17212 
                  'width' => 1,
17213 
                },
17214 
                'to_register27_en' => {
17215 
                  'attributes' => {
17216 
                    'bin_pt' => 0,
17217 
                    'is_floating_block' => 1,
17218 
                    'must_be_hdl_vector' => 1,
17219 
                    'period' => 1,
17220 
                    'port_id' => 1,
17221 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register27/en',
17222 
                    'type' => 'Bool',
17223 
                  },
17224 
                  'direction' => 'out',
17225 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17226 
                  'width' => 1,
17227 
                },
17228 
                'to_register28_ce' => {
17229 
                  'attributes' => {
17230 
                    'domain' => '',
17231 
                    'group' => 1,
17232 
                    'isCe' => 1,
17233 
                    'is_floating_block' => 1,
17234 
                    'period' => 1,
17235 
                    'type' => 'logic',
17236 
                  },
17237 
                  'direction' => 'out',
17238 
                  'hdlType' => 'std_logic',
17239 
                  'width' => 1,
17240 
                },
17241 
                'to_register28_clk' => {
17242 
                  'attributes' => {
17243 
                    'domain' => '',
17244 
                    'group' => 1,
17245 
                    'isClk' => 1,
17246 
                    'is_floating_block' => 1,
17247 
                    'period' => 1,
17248 
                    'type' => 'logic',
17249 
                  },
17250 
                  'direction' => 'out',
17251 
                  'hdlType' => 'std_logic',
17252 
                  'width' => 1,
17253 
                },
17254 
                'to_register28_clr' => {
17255 
                  'attributes' => {
17256 
                    'domain' => '',
17257 
                    'group' => 1,
17258 
                    'isClr' => 1,
17259 
                    'is_floating_block' => 1,
17260 
                    'period' => 1,
17261 
                    'type' => 'logic',
17262 
                    'valid_bit_used' => 0,
17263 
                  },
17264 
                  'direction' => 'out',
17265 
                  'hdlType' => 'std_logic',
17266 
                  'width' => 1,
17267 
                },
17268 
                'to_register28_data_in' => {
17269 
                  'attributes' => {
17270 
                    'bin_pt' => 0,
17271 
                    'is_floating_block' => 1,
17272 
                    'must_be_hdl_vector' => 1,
17273 
                    'period' => 1,
17274 
                    'port_id' => 0,
17275 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/data_in',
17276 
                    'type' => 'UFix_32_0',
17277 
                  },
17278 
                  'direction' => 'out',
17279 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17280 
                  'width' => 32,
17281 
                },
17282 
                'to_register28_dout' => {
17283 
                  'attributes' => {
17284 
                    'bin_pt' => 0,
17285 
                    'is_floating_block' => 1,
17286 
                    'must_be_hdl_vector' => 1,
17287 
                    'period' => 1,
17288 
                    'port_id' => 0,
17289 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/dout',
17290 
                    'type' => 'UFix_32_0',
17291 
                  },
17292 
                  'direction' => 'in',
17293 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17294 
                  'width' => 32,
17295 
                },
17296 
                'to_register28_en' => {
17297 
                  'attributes' => {
17298 
                    'bin_pt' => 0,
17299 
                    'is_floating_block' => 1,
17300 
                    'must_be_hdl_vector' => 1,
17301 
                    'period' => 1,
17302 
                    'port_id' => 1,
17303 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register28/en',
17304 
                    'type' => 'Bool',
17305 
                  },
17306 
                  'direction' => 'out',
17307 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17308 
                  'width' => 1,
17309 
                },
17310 
                'to_register29_ce' => {
17311 
                  'attributes' => {
17312 
                    'domain' => '',
17313 
                    'group' => 1,
17314 
                    'isCe' => 1,
17315 
                    'is_floating_block' => 1,
17316 
                    'period' => 1,
17317 
                    'type' => 'logic',
17318 
                  },
17319 
                  'direction' => 'out',
17320 
                  'hdlType' => 'std_logic',
17321 
                  'width' => 1,
17322 
                },
17323 
                'to_register29_clk' => {
17324 
                  'attributes' => {
17325 
                    'domain' => '',
17326 
                    'group' => 1,
17327 
                    'isClk' => 1,
17328 
                    'is_floating_block' => 1,
17329 
                    'period' => 1,
17330 
                    'type' => 'logic',
17331 
                  },
17332 
                  'direction' => 'out',
17333 
                  'hdlType' => 'std_logic',
17334 
                  'width' => 1,
17335 
                },
17336 
                'to_register29_clr' => {
17337 
                  'attributes' => {
17338 
                    'domain' => '',
17339 
                    'group' => 1,
17340 
                    'isClr' => 1,
17341 
                    'is_floating_block' => 1,
17342 
                    'period' => 1,
17343 
                    'type' => 'logic',
17344 
                    'valid_bit_used' => 0,
17345 
                  },
17346 
                  'direction' => 'out',
17347 
                  'hdlType' => 'std_logic',
17348 
                  'width' => 1,
17349 
                },
17350 
                'to_register29_data_in' => {
17351 
                  'attributes' => {
17352 
                    'bin_pt' => 0,
17353 
                    'is_floating_block' => 1,
17354 
                    'must_be_hdl_vector' => 1,
17355 
                    'period' => 1,
17356 
                    'port_id' => 0,
17357 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/data_in',
17358 
                    'type' => 'Bool',
17359 
                  },
17360 
                  'direction' => 'out',
17361 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17362 
                  'width' => 1,
17363 
                },
17364 
                'to_register29_dout' => {
17365 
                  'attributes' => {
17366 
                    'bin_pt' => 0,
17367 
                    'is_floating_block' => 1,
17368 
                    'must_be_hdl_vector' => 1,
17369 
                    'period' => 1,
17370 
                    'port_id' => 0,
17371 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/dout',
17372 
                    'type' => 'Bool',
17373 
                  },
17374 
                  'direction' => 'in',
17375 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17376 
                  'width' => 1,
17377 
                },
17378 
                'to_register29_en' => {
17379 
                  'attributes' => {
17380 
                    'bin_pt' => 0,
17381 
                    'is_floating_block' => 1,
17382 
                    'must_be_hdl_vector' => 1,
17383 
                    'period' => 1,
17384 
                    'port_id' => 1,
17385 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register29/en',
17386 
                    'type' => 'Bool',
17387 
                  },
17388 
                  'direction' => 'out',
17389 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17390 
                  'width' => 1,
17391 
                },
17392 
                'to_register2_ce' => {
17393 
                  'attributes' => {
17394 
                    'domain' => '',
17395 
                    'group' => 1,
17396 
                    'isCe' => 1,
17397 
                    'is_floating_block' => 1,
17398 
                    'period' => 1,
17399 
                    'type' => 'logic',
17400 
                  },
17401 
                  'direction' => 'out',
17402 
                  'hdlType' => 'std_logic',
17403 
                  'width' => 1,
17404 
                },
17405 
                'to_register2_clk' => {
17406 
                  'attributes' => {
17407 
                    'domain' => '',
17408 
                    'group' => 1,
17409 
                    'isClk' => 1,
17410 
                    'is_floating_block' => 1,
17411 
                    'period' => 1,
17412 
                    'type' => 'logic',
17413 
                  },
17414 
                  'direction' => 'out',
17415 
                  'hdlType' => 'std_logic',
17416 
                  'width' => 1,
17417 
                },
17418 
                'to_register2_clr' => {
17419 
                  'attributes' => {
17420 
                    'domain' => '',
17421 
                    'group' => 1,
17422 
                    'isClr' => 1,
17423 
                    'is_floating_block' => 1,
17424 
                    'period' => 1,
17425 
                    'type' => 'logic',
17426 
                    'valid_bit_used' => 0,
17427 
                  },
17428 
                  'direction' => 'out',
17429 
                  'hdlType' => 'std_logic',
17430 
                  'width' => 1,
17431 
                },
17432 
                'to_register2_data_in' => {
17433 
                  'attributes' => {
17434 
                    'bin_pt' => 0,
17435 
                    'is_floating_block' => 1,
17436 
                    'must_be_hdl_vector' => 1,
17437 
                    'period' => 1,
17438 
                    'port_id' => 0,
17439 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/data_in',
17440 
                    'type' => 'UFix_32_0',
17441 
                  },
17442 
                  'direction' => 'out',
17443 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17444 
                  'width' => 32,
17445 
                },
17446 
                'to_register2_dout' => {
17447 
                  'attributes' => {
17448 
                    'bin_pt' => 0,
17449 
                    'is_floating_block' => 1,
17450 
                    'must_be_hdl_vector' => 1,
17451 
                    'period' => 1,
17452 
                    'port_id' => 0,
17453 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/dout',
17454 
                    'type' => 'UFix_32_0',
17455 
                  },
17456 
                  'direction' => 'in',
17457 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17458 
                  'width' => 32,
17459 
                },
17460 
                'to_register2_en' => {
17461 
                  'attributes' => {
17462 
                    'bin_pt' => 0,
17463 
                    'is_floating_block' => 1,
17464 
                    'must_be_hdl_vector' => 1,
17465 
                    'period' => 1,
17466 
                    'port_id' => 1,
17467 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register2/en',
17468 
                    'type' => 'Bool',
17469 
                  },
17470 
                  'direction' => 'out',
17471 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17472 
                  'width' => 1,
17473 
                },
17474 
                'to_register30_ce' => {
17475 
                  'attributes' => {
17476 
                    'domain' => '',
17477 
                    'group' => 1,
17478 
                    'isCe' => 1,
17479 
                    'is_floating_block' => 1,
17480 
                    'period' => 1,
17481 
                    'type' => 'logic',
17482 
                  },
17483 
                  'direction' => 'out',
17484 
                  'hdlType' => 'std_logic',
17485 
                  'width' => 1,
17486 
                },
17487 
                'to_register30_clk' => {
17488 
                  'attributes' => {
17489 
                    'domain' => '',
17490 
                    'group' => 1,
17491 
                    'isClk' => 1,
17492 
                    'is_floating_block' => 1,
17493 
                    'period' => 1,
17494 
                    'type' => 'logic',
17495 
                  },
17496 
                  'direction' => 'out',
17497 
                  'hdlType' => 'std_logic',
17498 
                  'width' => 1,
17499 
                },
17500 
                'to_register30_clr' => {
17501 
                  'attributes' => {
17502 
                    'domain' => '',
17503 
                    'group' => 1,
17504 
                    'isClr' => 1,
17505 
                    'is_floating_block' => 1,
17506 
                    'period' => 1,
17507 
                    'type' => 'logic',
17508 
                    'valid_bit_used' => 0,
17509 
                  },
17510 
                  'direction' => 'out',
17511 
                  'hdlType' => 'std_logic',
17512 
                  'width' => 1,
17513 
                },
17514 
                'to_register30_data_in' => {
17515 
                  'attributes' => {
17516 
                    'bin_pt' => 0,
17517 
                    'is_floating_block' => 1,
17518 
                    'must_be_hdl_vector' => 1,
17519 
                    'period' => 1,
17520 
                    'port_id' => 0,
17521 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/data_in',
17522 
                    'type' => 'UFix_32_0',
17523 
                  },
17524 
                  'direction' => 'out',
17525 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17526 
                  'width' => 32,
17527 
                },
17528 
                'to_register30_dout' => {
17529 
                  'attributes' => {
17530 
                    'bin_pt' => 0,
17531 
                    'is_floating_block' => 1,
17532 
                    'must_be_hdl_vector' => 1,
17533 
                    'period' => 1,
17534 
                    'port_id' => 0,
17535 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/dout',
17536 
                    'type' => 'UFix_32_0',
17537 
                  },
17538 
                  'direction' => 'in',
17539 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17540 
                  'width' => 32,
17541 
                },
17542 
                'to_register30_en' => {
17543 
                  'attributes' => {
17544 
                    'bin_pt' => 0,
17545 
                    'is_floating_block' => 1,
17546 
                    'must_be_hdl_vector' => 1,
17547 
                    'period' => 1,
17548 
                    'port_id' => 1,
17549 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register30/en',
17550 
                    'type' => 'Bool',
17551 
                  },
17552 
                  'direction' => 'out',
17553 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17554 
                  'width' => 1,
17555 
                },
17556 
                'to_register31_ce' => {
17557 
                  'attributes' => {
17558 
                    'domain' => '',
17559 
                    'group' => 1,
17560 
                    'isCe' => 1,
17561 
                    'is_floating_block' => 1,
17562 
                    'period' => 1,
17563 
                    'type' => 'logic',
17564 
                  },
17565 
                  'direction' => 'out',
17566 
                  'hdlType' => 'std_logic',
17567 
                  'width' => 1,
17568 
                },
17569 
                'to_register31_clk' => {
17570 
                  'attributes' => {
17571 
                    'domain' => '',
17572 
                    'group' => 1,
17573 
                    'isClk' => 1,
17574 
                    'is_floating_block' => 1,
17575 
                    'period' => 1,
17576 
                    'type' => 'logic',
17577 
                  },
17578 
                  'direction' => 'out',
17579 
                  'hdlType' => 'std_logic',
17580 
                  'width' => 1,
17581 
                },
17582 
                'to_register31_clr' => {
17583 
                  'attributes' => {
17584 
                    'domain' => '',
17585 
                    'group' => 1,
17586 
                    'isClr' => 1,
17587 
                    'is_floating_block' => 1,
17588 
                    'period' => 1,
17589 
                    'type' => 'logic',
17590 
                    'valid_bit_used' => 0,
17591 
                  },
17592 
                  'direction' => 'out',
17593 
                  'hdlType' => 'std_logic',
17594 
                  'width' => 1,
17595 
                },
17596 
                'to_register31_data_in' => {
17597 
                  'attributes' => {
17598 
                    'bin_pt' => 0,
17599 
                    'is_floating_block' => 1,
17600 
                    'must_be_hdl_vector' => 1,
17601 
                    'period' => 1,
17602 
                    'port_id' => 0,
17603 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/data_in',
17604 
                    'type' => 'Bool',
17605 
                  },
17606 
                  'direction' => 'out',
17607 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17608 
                  'width' => 1,
17609 
                },
17610 
                'to_register31_dout' => {
17611 
                  'attributes' => {
17612 
                    'bin_pt' => 0,
17613 
                    'is_floating_block' => 1,
17614 
                    'must_be_hdl_vector' => 1,
17615 
                    'period' => 1,
17616 
                    'port_id' => 0,
17617 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/dout',
17618 
                    'type' => 'Bool',
17619 
                  },
17620 
                  'direction' => 'in',
17621 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17622 
                  'width' => 1,
17623 
                },
17624 
                'to_register31_en' => {
17625 
                  'attributes' => {
17626 
                    'bin_pt' => 0,
17627 
                    'is_floating_block' => 1,
17628 
                    'must_be_hdl_vector' => 1,
17629 
                    'period' => 1,
17630 
                    'port_id' => 1,
17631 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register31/en',
17632 
                    'type' => 'Bool',
17633 
                  },
17634 
                  'direction' => 'out',
17635 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17636 
                  'width' => 1,
17637 
                },
17638 
                'to_register32_ce' => {
17639 
                  'attributes' => {
17640 
                    'domain' => '',
17641 
                    'group' => 1,
17642 
                    'isCe' => 1,
17643 
                    'is_floating_block' => 1,
17644 
                    'period' => 1,
17645 
                    'type' => 'logic',
17646 
                  },
17647 
                  'direction' => 'out',
17648 
                  'hdlType' => 'std_logic',
17649 
                  'width' => 1,
17650 
                },
17651 
                'to_register32_clk' => {
17652 
                  'attributes' => {
17653 
                    'domain' => '',
17654 
                    'group' => 1,
17655 
                    'isClk' => 1,
17656 
                    'is_floating_block' => 1,
17657 
                    'period' => 1,
17658 
                    'type' => 'logic',
17659 
                  },
17660 
                  'direction' => 'out',
17661 
                  'hdlType' => 'std_logic',
17662 
                  'width' => 1,
17663 
                },
17664 
                'to_register32_clr' => {
17665 
                  'attributes' => {
17666 
                    'domain' => '',
17667 
                    'group' => 1,
17668 
                    'isClr' => 1,
17669 
                    'is_floating_block' => 1,
17670 
                    'period' => 1,
17671 
                    'type' => 'logic',
17672 
                    'valid_bit_used' => 0,
17673 
                  },
17674 
                  'direction' => 'out',
17675 
                  'hdlType' => 'std_logic',
17676 
                  'width' => 1,
17677 
                },
17678 
                'to_register32_data_in' => {
17679 
                  'attributes' => {
17680 
                    'bin_pt' => 0,
17681 
                    'is_floating_block' => 1,
17682 
                    'must_be_hdl_vector' => 1,
17683 
                    'period' => 1,
17684 
                    'port_id' => 0,
17685 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/data_in',
17686 
                    'type' => 'UFix_32_0',
17687 
                  },
17688 
                  'direction' => 'out',
17689 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17690 
                  'width' => 32,
17691 
                },
17692 
                'to_register32_dout' => {
17693 
                  'attributes' => {
17694 
                    'bin_pt' => 0,
17695 
                    'is_floating_block' => 1,
17696 
                    'must_be_hdl_vector' => 1,
17697 
                    'period' => 1,
17698 
                    'port_id' => 0,
17699 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/dout',
17700 
                    'type' => 'UFix_32_0',
17701 
                  },
17702 
                  'direction' => 'in',
17703 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17704 
                  'width' => 32,
17705 
                },
17706 
                'to_register32_en' => {
17707 
                  'attributes' => {
17708 
                    'bin_pt' => 0,
17709 
                    'is_floating_block' => 1,
17710 
                    'must_be_hdl_vector' => 1,
17711 
                    'period' => 1,
17712 
                    'port_id' => 1,
17713 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register32/en',
17714 
                    'type' => 'Bool',
17715 
                  },
17716 
                  'direction' => 'out',
17717 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17718 
                  'width' => 1,
17719 
                },
17720 
                'to_register33_ce' => {
17721 
                  'attributes' => {
17722 
                    'domain' => '',
17723 
                    'group' => 1,
17724 
                    'isCe' => 1,
17725 
                    'is_floating_block' => 1,
17726 
                    'period' => 1,
17727 
                    'type' => 'logic',
17728 
                  },
17729 
                  'direction' => 'out',
17730 
                  'hdlType' => 'std_logic',
17731 
                  'width' => 1,
17732 
                },
17733 
                'to_register33_clk' => {
17734 
                  'attributes' => {
17735 
                    'domain' => '',
17736 
                    'group' => 1,
17737 
                    'isClk' => 1,
17738 
                    'is_floating_block' => 1,
17739 
                    'period' => 1,
17740 
                    'type' => 'logic',
17741 
                  },
17742 
                  'direction' => 'out',
17743 
                  'hdlType' => 'std_logic',
17744 
                  'width' => 1,
17745 
                },
17746 
                'to_register33_clr' => {
17747 
                  'attributes' => {
17748 
                    'domain' => '',
17749 
                    'group' => 1,
17750 
                    'isClr' => 1,
17751 
                    'is_floating_block' => 1,
17752 
                    'period' => 1,
17753 
                    'type' => 'logic',
17754 
                    'valid_bit_used' => 0,
17755 
                  },
17756 
                  'direction' => 'out',
17757 
                  'hdlType' => 'std_logic',
17758 
                  'width' => 1,
17759 
                },
17760 
                'to_register33_data_in' => {
17761 
                  'attributes' => {
17762 
                    'bin_pt' => 0,
17763 
                    'is_floating_block' => 1,
17764 
                    'must_be_hdl_vector' => 1,
17765 
                    'period' => 1,
17766 
                    'port_id' => 0,
17767 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/data_in',
17768 
                    'type' => 'Bool',
17769 
                  },
17770 
                  'direction' => 'out',
17771 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17772 
                  'width' => 1,
17773 
                },
17774 
                'to_register33_dout' => {
17775 
                  'attributes' => {
17776 
                    'bin_pt' => 0,
17777 
                    'is_floating_block' => 1,
17778 
                    'must_be_hdl_vector' => 1,
17779 
                    'period' => 1,
17780 
                    'port_id' => 0,
17781 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/dout',
17782 
                    'type' => 'Bool',
17783 
                  },
17784 
                  'direction' => 'in',
17785 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17786 
                  'width' => 1,
17787 
                },
17788 
                'to_register33_en' => {
17789 
                  'attributes' => {
17790 
                    'bin_pt' => 0,
17791 
                    'is_floating_block' => 1,
17792 
                    'must_be_hdl_vector' => 1,
17793 
                    'period' => 1,
17794 
                    'port_id' => 1,
17795 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register33/en',
17796 
                    'type' => 'Bool',
17797 
                  },
17798 
                  'direction' => 'out',
17799 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17800 
                  'width' => 1,
17801 
                },
17802 
                'to_register34_ce' => {
17803 
                  'attributes' => {
17804 
                    'domain' => '',
17805 
                    'group' => 1,
17806 
                    'isCe' => 1,
17807 
                    'is_floating_block' => 1,
17808 
                    'period' => 1,
17809 
                    'type' => 'logic',
17810 
                  },
17811 
                  'direction' => 'out',
17812 
                  'hdlType' => 'std_logic',
17813 
                  'width' => 1,
17814 
                },
17815 
                'to_register34_clk' => {
17816 
                  'attributes' => {
17817 
                    'domain' => '',
17818 
                    'group' => 1,
17819 
                    'isClk' => 1,
17820 
                    'is_floating_block' => 1,
17821 
                    'period' => 1,
17822 
                    'type' => 'logic',
17823 
                  },
17824 
                  'direction' => 'out',
17825 
                  'hdlType' => 'std_logic',
17826 
                  'width' => 1,
17827 
                },
17828 
                'to_register34_clr' => {
17829 
                  'attributes' => {
17830 
                    'domain' => '',
17831 
                    'group' => 1,
17832 
                    'isClr' => 1,
17833 
                    'is_floating_block' => 1,
17834 
                    'period' => 1,
17835 
                    'type' => 'logic',
17836 
                    'valid_bit_used' => 0,
17837 
                  },
17838 
                  'direction' => 'out',
17839 
                  'hdlType' => 'std_logic',
17840 
                  'width' => 1,
17841 
                },
17842 
                'to_register34_data_in' => {
17843 
                  'attributes' => {
17844 
                    'bin_pt' => 0,
17845 
                    'is_floating_block' => 1,
17846 
                    'must_be_hdl_vector' => 1,
17847 
                    'period' => 1,
17848 
                    'port_id' => 0,
17849 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/data_in',
17850 
                    'type' => 'UFix_32_0',
17851 
                  },
17852 
                  'direction' => 'out',
17853 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17854 
                  'width' => 32,
17855 
                },
17856 
                'to_register34_dout' => {
17857 
                  'attributes' => {
17858 
                    'bin_pt' => 0,
17859 
                    'is_floating_block' => 1,
17860 
                    'must_be_hdl_vector' => 1,
17861 
                    'period' => 1,
17862 
                    'port_id' => 0,
17863 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/dout',
17864 
                    'type' => 'UFix_32_0',
17865 
                  },
17866 
                  'direction' => 'in',
17867 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
17868 
                  'width' => 32,
17869 
                },
17870 
                'to_register34_en' => {
17871 
                  'attributes' => {
17872 
                    'bin_pt' => 0,
17873 
                    'is_floating_block' => 1,
17874 
                    'must_be_hdl_vector' => 1,
17875 
                    'period' => 1,
17876 
                    'port_id' => 1,
17877 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register34/en',
17878 
                    'type' => 'Bool',
17879 
                  },
17880 
                  'direction' => 'out',
17881 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17882 
                  'width' => 1,
17883 
                },
17884 
                'to_register3_ce' => {
17885 
                  'attributes' => {
17886 
                    'domain' => '',
17887 
                    'group' => 1,
17888 
                    'isCe' => 1,
17889 
                    'is_floating_block' => 1,
17890 
                    'period' => 1,
17891 
                    'type' => 'logic',
17892 
                  },
17893 
                  'direction' => 'out',
17894 
                  'hdlType' => 'std_logic',
17895 
                  'width' => 1,
17896 
                },
17897 
                'to_register3_clk' => {
17898 
                  'attributes' => {
17899 
                    'domain' => '',
17900 
                    'group' => 1,
17901 
                    'isClk' => 1,
17902 
                    'is_floating_block' => 1,
17903 
                    'period' => 1,
17904 
                    'type' => 'logic',
17905 
                  },
17906 
                  'direction' => 'out',
17907 
                  'hdlType' => 'std_logic',
17908 
                  'width' => 1,
17909 
                },
17910 
                'to_register3_clr' => {
17911 
                  'attributes' => {
17912 
                    'domain' => '',
17913 
                    'group' => 1,
17914 
                    'isClr' => 1,
17915 
                    'is_floating_block' => 1,
17916 
                    'period' => 1,
17917 
                    'type' => 'logic',
17918 
                    'valid_bit_used' => 0,
17919 
                  },
17920 
                  'direction' => 'out',
17921 
                  'hdlType' => 'std_logic',
17922 
                  'width' => 1,
17923 
                },
17924 
                'to_register3_data_in' => {
17925 
                  'attributes' => {
17926 
                    'bin_pt' => 0,
17927 
                    'is_floating_block' => 1,
17928 
                    'must_be_hdl_vector' => 1,
17929 
                    'period' => 1,
17930 
                    'port_id' => 0,
17931 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/data_in',
17932 
                    'type' => 'Bool',
17933 
                  },
17934 
                  'direction' => 'out',
17935 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17936 
                  'width' => 1,
17937 
                },
17938 
                'to_register3_dout' => {
17939 
                  'attributes' => {
17940 
                    'bin_pt' => 0,
17941 
                    'is_floating_block' => 1,
17942 
                    'must_be_hdl_vector' => 1,
17943 
                    'period' => 1,
17944 
                    'port_id' => 0,
17945 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/dout',
17946 
                    'type' => 'Bool',
17947 
                  },
17948 
                  'direction' => 'in',
17949 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17950 
                  'width' => 1,
17951 
                },
17952 
                'to_register3_en' => {
17953 
                  'attributes' => {
17954 
                    'bin_pt' => 0,
17955 
                    'is_floating_block' => 1,
17956 
                    'must_be_hdl_vector' => 1,
17957 
                    'period' => 1,
17958 
                    'port_id' => 1,
17959 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register3/en',
17960 
                    'type' => 'Bool',
17961 
                  },
17962 
                  'direction' => 'out',
17963 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
17964 
                  'width' => 1,
17965 
                },
17966 
                'to_register4_ce' => {
17967 
                  'attributes' => {
17968 
                    'domain' => '',
17969 
                    'group' => 1,
17970 
                    'isCe' => 1,
17971 
                    'is_floating_block' => 1,
17972 
                    'period' => 1,
17973 
                    'type' => 'logic',
17974 
                  },
17975 
                  'direction' => 'out',
17976 
                  'hdlType' => 'std_logic',
17977 
                  'width' => 1,
17978 
                },
17979 
                'to_register4_clk' => {
17980 
                  'attributes' => {
17981 
                    'domain' => '',
17982 
                    'group' => 1,
17983 
                    'isClk' => 1,
17984 
                    'is_floating_block' => 1,
17985 
                    'period' => 1,
17986 
                    'type' => 'logic',
17987 
                  },
17988 
                  'direction' => 'out',
17989 
                  'hdlType' => 'std_logic',
17990 
                  'width' => 1,
17991 
                },
17992 
                'to_register4_clr' => {
17993 
                  'attributes' => {
17994 
                    'domain' => '',
17995 
                    'group' => 1,
17996 
                    'isClr' => 1,
17997 
                    'is_floating_block' => 1,
17998 
                    'period' => 1,
17999 
                    'type' => 'logic',
18000 
                    'valid_bit_used' => 0,
18001 
                  },
18002 
                  'direction' => 'out',
18003 
                  'hdlType' => 'std_logic',
18004 
                  'width' => 1,
18005 
                },
18006 
                'to_register4_data_in' => {
18007 
                  'attributes' => {
18008 
                    'bin_pt' => 0,
18009 
                    'is_floating_block' => 1,
18010 
                    'must_be_hdl_vector' => 1,
18011 
                    'period' => 1,
18012 
                    'port_id' => 0,
18013 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/data_in',
18014 
                    'type' => 'Bool',
18015 
                  },
18016 
                  'direction' => 'out',
18017 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18018 
                  'width' => 1,
18019 
                },
18020 
                'to_register4_dout' => {
18021 
                  'attributes' => {
18022 
                    'bin_pt' => 0,
18023 
                    'is_floating_block' => 1,
18024 
                    'must_be_hdl_vector' => 1,
18025 
                    'period' => 1,
18026 
                    'port_id' => 0,
18027 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/dout',
18028 
                    'type' => 'Bool',
18029 
                  },
18030 
                  'direction' => 'in',
18031 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18032 
                  'width' => 1,
18033 
                },
18034 
                'to_register4_en' => {
18035 
                  'attributes' => {
18036 
                    'bin_pt' => 0,
18037 
                    'is_floating_block' => 1,
18038 
                    'must_be_hdl_vector' => 1,
18039 
                    'period' => 1,
18040 
                    'port_id' => 1,
18041 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register4/en',
18042 
                    'type' => 'Bool',
18043 
                  },
18044 
                  'direction' => 'out',
18045 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18046 
                  'width' => 1,
18047 
                },
18048 
                'to_register5_ce' => {
18049 
                  'attributes' => {
18050 
                    'domain' => '',
18051 
                    'group' => 1,
18052 
                    'isCe' => 1,
18053 
                    'is_floating_block' => 1,
18054 
                    'period' => 1,
18055 
                    'type' => 'logic',
18056 
                  },
18057 
                  'direction' => 'out',
18058 
                  'hdlType' => 'std_logic',
18059 
                  'width' => 1,
18060 
                },
18061 
                'to_register5_clk' => {
18062 
                  'attributes' => {
18063 
                    'domain' => '',
18064 
                    'group' => 1,
18065 
                    'isClk' => 1,
18066 
                    'is_floating_block' => 1,
18067 
                    'period' => 1,
18068 
                    'type' => 'logic',
18069 
                  },
18070 
                  'direction' => 'out',
18071 
                  'hdlType' => 'std_logic',
18072 
                  'width' => 1,
18073 
                },
18074 
                'to_register5_clr' => {
18075 
                  'attributes' => {
18076 
                    'domain' => '',
18077 
                    'group' => 1,
18078 
                    'isClr' => 1,
18079 
                    'is_floating_block' => 1,
18080 
                    'period' => 1,
18081 
                    'type' => 'logic',
18082 
                    'valid_bit_used' => 0,
18083 
                  },
18084 
                  'direction' => 'out',
18085 
                  'hdlType' => 'std_logic',
18086 
                  'width' => 1,
18087 
                },
18088 
                'to_register5_data_in' => {
18089 
                  'attributes' => {
18090 
                    'bin_pt' => 0,
18091 
                    'is_floating_block' => 1,
18092 
                    'must_be_hdl_vector' => 1,
18093 
                    'period' => 1,
18094 
                    'port_id' => 0,
18095 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/data_in',
18096 
                    'type' => 'UFix_32_0',
18097 
                  },
18098 
                  'direction' => 'out',
18099 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18100 
                  'width' => 32,
18101 
                },
18102 
                'to_register5_dout' => {
18103 
                  'attributes' => {
18104 
                    'bin_pt' => 0,
18105 
                    'is_floating_block' => 1,
18106 
                    'must_be_hdl_vector' => 1,
18107 
                    'period' => 1,
18108 
                    'port_id' => 0,
18109 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/dout',
18110 
                    'type' => 'UFix_32_0',
18111 
                  },
18112 
                  'direction' => 'in',
18113 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18114 
                  'width' => 32,
18115 
                },
18116 
                'to_register5_en' => {
18117 
                  'attributes' => {
18118 
                    'bin_pt' => 0,
18119 
                    'is_floating_block' => 1,
18120 
                    'must_be_hdl_vector' => 1,
18121 
                    'period' => 1,
18122 
                    'port_id' => 1,
18123 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register5/en',
18124 
                    'type' => 'Bool',
18125 
                  },
18126 
                  'direction' => 'out',
18127 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18128 
                  'width' => 1,
18129 
                },
18130 
                'to_register6_ce' => {
18131 
                  'attributes' => {
18132 
                    'domain' => '',
18133 
                    'group' => 1,
18134 
                    'isCe' => 1,
18135 
                    'is_floating_block' => 1,
18136 
                    'period' => 1,
18137 
                    'type' => 'logic',
18138 
                  },
18139 
                  'direction' => 'out',
18140 
                  'hdlType' => 'std_logic',
18141 
                  'width' => 1,
18142 
                },
18143 
                'to_register6_clk' => {
18144 
                  'attributes' => {
18145 
                    'domain' => '',
18146 
                    'group' => 1,
18147 
                    'isClk' => 1,
18148 
                    'is_floating_block' => 1,
18149 
                    'period' => 1,
18150 
                    'type' => 'logic',
18151 
                  },
18152 
                  'direction' => 'out',
18153 
                  'hdlType' => 'std_logic',
18154 
                  'width' => 1,
18155 
                },
18156 
                'to_register6_clr' => {
18157 
                  'attributes' => {
18158 
                    'domain' => '',
18159 
                    'group' => 1,
18160 
                    'isClr' => 1,
18161 
                    'is_floating_block' => 1,
18162 
                    'period' => 1,
18163 
                    'type' => 'logic',
18164 
                    'valid_bit_used' => 0,
18165 
                  },
18166 
                  'direction' => 'out',
18167 
                  'hdlType' => 'std_logic',
18168 
                  'width' => 1,
18169 
                },
18170 
                'to_register6_data_in' => {
18171 
                  'attributes' => {
18172 
                    'bin_pt' => 0,
18173 
                    'is_floating_block' => 1,
18174 
                    'must_be_hdl_vector' => 1,
18175 
                    'period' => 1,
18176 
                    'port_id' => 0,
18177 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/data_in',
18178 
                    'type' => 'UFix_32_0',
18179 
                  },
18180 
                  'direction' => 'out',
18181 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18182 
                  'width' => 32,
18183 
                },
18184 
                'to_register6_dout' => {
18185 
                  'attributes' => {
18186 
                    'bin_pt' => 0,
18187 
                    'is_floating_block' => 1,
18188 
                    'must_be_hdl_vector' => 1,
18189 
                    'period' => 1,
18190 
                    'port_id' => 0,
18191 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/dout',
18192 
                    'type' => 'UFix_32_0',
18193 
                  },
18194 
                  'direction' => 'in',
18195 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18196 
                  'width' => 32,
18197 
                },
18198 
                'to_register6_en' => {
18199 
                  'attributes' => {
18200 
                    'bin_pt' => 0,
18201 
                    'is_floating_block' => 1,
18202 
                    'must_be_hdl_vector' => 1,
18203 
                    'period' => 1,
18204 
                    'port_id' => 1,
18205 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register6/en',
18206 
                    'type' => 'Bool',
18207 
                  },
18208 
                  'direction' => 'out',
18209 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18210 
                  'width' => 1,
18211 
                },
18212 
                'to_register7_ce' => {
18213 
                  'attributes' => {
18214 
                    'domain' => '',
18215 
                    'group' => 1,
18216 
                    'isCe' => 1,
18217 
                    'is_floating_block' => 1,
18218 
                    'period' => 1,
18219 
                    'type' => 'logic',
18220 
                  },
18221 
                  'direction' => 'out',
18222 
                  'hdlType' => 'std_logic',
18223 
                  'width' => 1,
18224 
                },
18225 
                'to_register7_clk' => {
18226 
                  'attributes' => {
18227 
                    'domain' => '',
18228 
                    'group' => 1,
18229 
                    'isClk' => 1,
18230 
                    'is_floating_block' => 1,
18231 
                    'period' => 1,
18232 
                    'type' => 'logic',
18233 
                  },
18234 
                  'direction' => 'out',
18235 
                  'hdlType' => 'std_logic',
18236 
                  'width' => 1,
18237 
                },
18238 
                'to_register7_clr' => {
18239 
                  'attributes' => {
18240 
                    'domain' => '',
18241 
                    'group' => 1,
18242 
                    'isClr' => 1,
18243 
                    'is_floating_block' => 1,
18244 
                    'period' => 1,
18245 
                    'type' => 'logic',
18246 
                    'valid_bit_used' => 0,
18247 
                  },
18248 
                  'direction' => 'out',
18249 
                  'hdlType' => 'std_logic',
18250 
                  'width' => 1,
18251 
                },
18252 
                'to_register7_data_in' => {
18253 
                  'attributes' => {
18254 
                    'bin_pt' => 0,
18255 
                    'is_floating_block' => 1,
18256 
                    'must_be_hdl_vector' => 1,
18257 
                    'period' => 1,
18258 
                    'port_id' => 0,
18259 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/data_in',
18260 
                    'type' => 'UFix_32_0',
18261 
                  },
18262 
                  'direction' => 'out',
18263 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18264 
                  'width' => 32,
18265 
                },
18266 
                'to_register7_dout' => {
18267 
                  'attributes' => {
18268 
                    'bin_pt' => 0,
18269 
                    'is_floating_block' => 1,
18270 
                    'must_be_hdl_vector' => 1,
18271 
                    'period' => 1,
18272 
                    'port_id' => 0,
18273 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/dout',
18274 
                    'type' => 'UFix_32_0',
18275 
                  },
18276 
                  'direction' => 'in',
18277 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18278 
                  'width' => 32,
18279 
                },
18280 
                'to_register7_en' => {
18281 
                  'attributes' => {
18282 
                    'bin_pt' => 0,
18283 
                    'is_floating_block' => 1,
18284 
                    'must_be_hdl_vector' => 1,
18285 
                    'period' => 1,
18286 
                    'port_id' => 1,
18287 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register7/en',
18288 
                    'type' => 'Bool',
18289 
                  },
18290 
                  'direction' => 'out',
18291 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18292 
                  'width' => 1,
18293 
                },
18294 
                'to_register8_ce' => {
18295 
                  'attributes' => {
18296 
                    'domain' => '',
18297 
                    'group' => 1,
18298 
                    'isCe' => 1,
18299 
                    'is_floating_block' => 1,
18300 
                    'period' => 1,
18301 
                    'type' => 'logic',
18302 
                  },
18303 
                  'direction' => 'out',
18304 
                  'hdlType' => 'std_logic',
18305 
                  'width' => 1,
18306 
                },
18307 
                'to_register8_clk' => {
18308 
                  'attributes' => {
18309 
                    'domain' => '',
18310 
                    'group' => 1,
18311 
                    'isClk' => 1,
18312 
                    'is_floating_block' => 1,
18313 
                    'period' => 1,
18314 
                    'type' => 'logic',
18315 
                  },
18316 
                  'direction' => 'out',
18317 
                  'hdlType' => 'std_logic',
18318 
                  'width' => 1,
18319 
                },
18320 
                'to_register8_clr' => {
18321 
                  'attributes' => {
18322 
                    'domain' => '',
18323 
                    'group' => 1,
18324 
                    'isClr' => 1,
18325 
                    'is_floating_block' => 1,
18326 
                    'period' => 1,
18327 
                    'type' => 'logic',
18328 
                    'valid_bit_used' => 0,
18329 
                  },
18330 
                  'direction' => 'out',
18331 
                  'hdlType' => 'std_logic',
18332 
                  'width' => 1,
18333 
                },
18334 
                'to_register8_data_in' => {
18335 
                  'attributes' => {
18336 
                    'bin_pt' => 0,
18337 
                    'is_floating_block' => 1,
18338 
                    'must_be_hdl_vector' => 1,
18339 
                    'period' => 1,
18340 
                    'port_id' => 0,
18341 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/data_in',
18342 
                    'type' => 'Bool',
18343 
                  },
18344 
                  'direction' => 'out',
18345 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18346 
                  'width' => 1,
18347 
                },
18348 
                'to_register8_dout' => {
18349 
                  'attributes' => {
18350 
                    'bin_pt' => 0,
18351 
                    'is_floating_block' => 1,
18352 
                    'must_be_hdl_vector' => 1,
18353 
                    'period' => 1,
18354 
                    'port_id' => 0,
18355 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/dout',
18356 
                    'type' => 'Bool',
18357 
                  },
18358 
                  'direction' => 'in',
18359 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18360 
                  'width' => 1,
18361 
                },
18362 
                'to_register8_en' => {
18363 
                  'attributes' => {
18364 
                    'bin_pt' => 0,
18365 
                    'is_floating_block' => 1,
18366 
                    'must_be_hdl_vector' => 1,
18367 
                    'period' => 1,
18368 
                    'port_id' => 1,
18369 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register8/en',
18370 
                    'type' => 'Bool',
18371 
                  },
18372 
                  'direction' => 'out',
18373 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18374 
                  'width' => 1,
18375 
                },
18376 
                'to_register9_ce' => {
18377 
                  'attributes' => {
18378 
                    'domain' => '',
18379 
                    'group' => 1,
18380 
                    'isCe' => 1,
18381 
                    'is_floating_block' => 1,
18382 
                    'period' => 1,
18383 
                    'type' => 'logic',
18384 
                  },
18385 
                  'direction' => 'out',
18386 
                  'hdlType' => 'std_logic',
18387 
                  'width' => 1,
18388 
                },
18389 
                'to_register9_clk' => {
18390 
                  'attributes' => {
18391 
                    'domain' => '',
18392 
                    'group' => 1,
18393 
                    'isClk' => 1,
18394 
                    'is_floating_block' => 1,
18395 
                    'period' => 1,
18396 
                    'type' => 'logic',
18397 
                  },
18398 
                  'direction' => 'out',
18399 
                  'hdlType' => 'std_logic',
18400 
                  'width' => 1,
18401 
                },
18402 
                'to_register9_clr' => {
18403 
                  'attributes' => {
18404 
                    'domain' => '',
18405 
                    'group' => 1,
18406 
                    'isClr' => 1,
18407 
                    'is_floating_block' => 1,
18408 
                    'period' => 1,
18409 
                    'type' => 'logic',
18410 
                    'valid_bit_used' => 0,
18411 
                  },
18412 
                  'direction' => 'out',
18413 
                  'hdlType' => 'std_logic',
18414 
                  'width' => 1,
18415 
                },
18416 
                'to_register9_data_in' => {
18417 
                  'attributes' => {
18418 
                    'bin_pt' => 0,
18419 
                    'is_floating_block' => 1,
18420 
                    'must_be_hdl_vector' => 1,
18421 
                    'period' => 1,
18422 
                    'port_id' => 0,
18423 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/data_in',
18424 
                    'type' => 'UFix_32_0',
18425 
                  },
18426 
                  'direction' => 'out',
18427 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18428 
                  'width' => 32,
18429 
                },
18430 
                'to_register9_dout' => {
18431 
                  'attributes' => {
18432 
                    'bin_pt' => 0,
18433 
                    'is_floating_block' => 1,
18434 
                    'must_be_hdl_vector' => 1,
18435 
                    'period' => 1,
18436 
                    'port_id' => 0,
18437 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/dout',
18438 
                    'type' => 'UFix_32_0',
18439 
                  },
18440 
                  'direction' => 'in',
18441 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
18442 
                  'width' => 32,
18443 
                },
18444 
                'to_register9_en' => {
18445 
                  'attributes' => {
18446 
                    'bin_pt' => 0,
18447 
                    'is_floating_block' => 1,
18448 
                    'must_be_hdl_vector' => 1,
18449 
                    'period' => 1,
18450 
                    'port_id' => 1,
18451 
                    'simulinkName' => 'PCIe_UserLogic_00/INOUT_LOGIC/To Register9/en',
18452 
                    'type' => 'Bool',
18453 
                  },
18454 
                  'direction' => 'out',
18455 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
18456 
                  'width' => 1,
18457 
                },
18458 
              },
18459 
              'subblocks' => {
18460 
                'default_clock_driver_x0' => {
18461 
                  'connections' => {
18462 
                    'ce_1' => 'ce_1_sg',
18463 
                    'clk_1' => 'clk_1_sg',
18464 
                    'sysce' => [
18465 
                      'constant',
18466 
                      '\'1\'',
18467 
                    ],
18468 
                    'sysce_clr' => [
18469 
                      'constant',
18470 
                      '\'0\'',
18471 
                    ],
18472 
                    'sysclk' => 'clkNet',
18473 
                  },
18474 
                  'entity' => {
18475 
                    'attributes' => {
18476 
                      'domain' => 'default',
18477 
                      'hdlArchAttributes' => [
18478 
                        [
18479 
                          'syn_noprune',
18480 
                          'boolean',
18481 
                          'true',
18482 
                        ],
18483 
                        [
18484 
                          'optimize_primitives',
18485 
                          'boolean',
18486 
                          'false',
18487 
                        ],
18488 
                        [
18489 
                          'dont_touch',
18490 
                          'boolean',
18491 
                          'true',
18492 
                        ],
18493 
                      ],
18494 
                      'hdlEntityAttributes' => [
18495 
                      ],
18496 
                      'isClkDriver' => 1,
18497 
                    },
18498 
                    'entityName' => 'default_clock_driver',
18499 
                    'ports' => {
18500 
                      'ce_1' => {
18501 
                        'attributes' => {
18502 
                          'domain' => 'default',
18503 
                          'group' => 1,
18504 
                          'isCe' => 1,
18505 
                          'period' => 1,
18506 
                          'type' => 'logic',
18507 
                        },
18508 
                        'direction' => 'out',
18509 
                        'hdlType' => 'std_logic',
18510 
                        'width' => 1,
18511 
                      },
18512 
                      'clk_1' => {
18513 
                        'attributes' => {
18514 
                          'domain' => 'default',
18515 
                          'group' => 1,
18516 
                          'isClk' => 1,
18517 
                          'period' => 1,
18518 
                          'type' => 'logic',
18519 
                        },
18520 
                        'direction' => 'out',
18521 
                        'hdlType' => 'std_logic',
18522 
                        'width' => 1,
18523 
                      },
18524 
                      'sysce' => {
18525 
                        'attributes' => {
18526 
                          'group' => 4,
18527 
                          'isCe' => 1,
18528 
                          'period' => 1,
18529 
                        },
18530 
                        'direction' => 'in',
18531 
                        'hdlType' => 'std_logic',
18532 
                        'width' => 1,
18533 
                      },
18534 
                      'sysce_clr' => {
18535 
                        'attributes' => {
18536 
                          'group' => 4,
18537 
                          'isClr' => 1,
18538 
                          'period' => 1,
18539 
                        },
18540 
                        'direction' => 'in',
18541 
                        'hdlType' => 'std_logic',
18542 
                        'width' => 1,
18543 
                      },
18544 
                      'sysclk' => {
18545 
                        'attributes' => {
18546 
                          'group' => 4,
18547 
                          'isClk' => 1,
18548 
                          'period' => 1,
18549 
                        },
18550 
                        'direction' => 'in',
18551 
                        'hdlType' => 'std_logic',
18552 
                        'width' => 1,
18553 
                      },
18554 
                    },
18555 
                  },
18556 
                  'entityName' => 'default_clock_driver',
18557 
                },
18558 
                'inout_logic_x0' => {
18559 
                  'connections' => {
18560 
                    'data_in' => 'debug_in_2i_net_x0',
18561 
                    'data_in_x0' => 'reg04_tv_net_x0',
18562 
                    'data_in_x1' => 'reg04_td_net_x0',
18563 
                    'data_in_x10' => 'debug_in_3i_net_x0',
18564 
                    'data_in_x11' => 'debug_in_4i_net_x0',
18565 
                    'data_in_x12' => 'reg09_tv_net_x0',
18566 
                    'data_in_x13' => 'reg09_td_net_x0',
18567 
                    'data_in_x14' => 'reg10_tv_net_x0',
18568 
                    'data_in_x15' => 'reg10_td_net_x0',
18569 
                    'data_in_x16' => 'reg08_tv_net_x0',
18570 
                    'data_in_x17' => 'reg08_td_net_x0',
18571 
                    'data_in_x18' => 'reg11_tv_net_x0',
18572 
                    'data_in_x19' => 'reg11_td_net_x0',
18573 
                    'data_in_x2' => 'reg05_tv_net_x0',
18574 
                    'data_in_x20' => 'reg12_tv_net_x0',
18575 
                    'data_in_x21' => 'reg01_tv_net_x0',
18576 
                    'data_in_x22' => 'reg12_td_net_x0',
18577 
                    'data_in_x23' => 'reg13_tv_net_x0',
18578 
                    'data_in_x24' => 'reg13_td_net_x0',
18579 
                    'data_in_x25' => 'reg14_tv_net_x0',
18580 
                    'data_in_x26' => 'reg14_td_net_x0',
18581 
                    'data_in_x27' => 'reg02_tv_net_x0',
18582 
                    'data_in_x28' => 'reg02_td_net_x0',
18583 
                    'data_in_x29' => 'debug_in_1i_net_x0',
18584 
                    'data_in_x3' => 'reg05_td_net_x0',
18585 
                    'data_in_x30' => 'reg01_td_net_x0',
18586 
                    'data_in_x31' => 'reg03_tv_net_x0',
18587 
                    'data_in_x32' => 'reg03_td_net_x0',
18588 
                    'data_in_x4' => 'reg06_tv_net_x0',
18589 
                    'data_in_x5' => 'reg06_td_net_x0',
18590 
                    'data_in_x6' => 'reg07_tv_net_x0',
18591 
                    'data_in_x7' => 'reg07_td_net_x0',
18592 
                    'data_in_x8' => 'dma_host2board_busy_net_x0',
18593 
                    'data_in_x9' => 'dma_host2board_done_net_x0',
18594 
                    'data_out' => 'from_register1_data_out_net',
18595 
                    'data_out_x0' => 'from_register10_data_out_net',
18596 
                    'data_out_x1' => 'from_register11_data_out_net',
18597 
                    'data_out_x10' => 'from_register2_data_out_net',
18598 
                    'data_out_x11' => 'from_register20_data_out_net',
18599 
                    'data_out_x12' => 'from_register21_data_out_net',
18600 
                    'data_out_x13' => 'from_register22_data_out_net',
18601 
                    'data_out_x14' => 'from_register23_data_out_net',
18602 
                    'data_out_x15' => 'from_register24_data_out_net',
18603 
                    'data_out_x16' => 'from_register25_data_out_net',
18604 
                    'data_out_x17' => 'from_register26_data_out_net',
18605 
                    'data_out_x18' => 'from_register27_data_out_net',
18606 
                    'data_out_x19' => 'from_register28_data_out_net',
18607 
                    'data_out_x2' => 'from_register12_data_out_net',
18608 
                    'data_out_x20' => 'from_register3_data_out_net',
18609 
                    'data_out_x21' => 'from_register4_data_out_net',
18610 
                    'data_out_x22' => 'from_register5_data_out_net',
18611 
                    'data_out_x23' => 'from_register6_data_out_net',
18612 
                    'data_out_x24' => 'from_register7_data_out_net',
18613 
                    'data_out_x25' => 'from_register8_data_out_net',
18614 
                    'data_out_x26' => 'from_register9_data_out_net',
18615 
                    'data_out_x3' => 'from_register13_data_out_net',
18616 
                    'data_out_x4' => 'from_register14_data_out_net',
18617 
                    'data_out_x5' => 'from_register15_data_out_net',
18618 
                    'data_out_x6' => 'from_register16_data_out_net',
18619 
                    'data_out_x7' => 'from_register17_data_out_net',
18620 
                    'data_out_x8' => 'from_register18_data_out_net',
18621 
                    'data_out_x9' => 'from_register19_data_out_net',
18622 
                    'debug_in_1i' => 'debug_in_1i_net',
18623 
                    'debug_in_2i' => 'debug_in_2i_net',
18624 
                    'debug_in_3i' => 'debug_in_3i_net',
18625 
                    'debug_in_4i' => 'debug_in_4i_net',
18626 
                    'dma_host2board_busy' => 'dma_host2board_busy_net',
18627 
                    'dma_host2board_done' => 'dma_host2board_done_net',
18628 
                    'en' => 'constant5_op_net_x0',
18629 
                    'en_x0' => 'constant5_op_net_x1',
18630 
                    'en_x1' => 'constant5_op_net_x2',
18631 
                    'en_x10' => 'constant5_op_net_x11',
18632 
                    'en_x11' => 'constant5_op_net_x12',
18633 
                    'en_x12' => 'constant1_op_net_x0',
18634 
                    'en_x13' => 'constant1_op_net_x1',
18635 
                    'en_x14' => 'constant1_op_net_x2',
18636 
                    'en_x15' => 'constant1_op_net_x3',
18637 
                    'en_x16' => 'constant1_op_net_x4',
18638 
                    'en_x17' => 'constant1_op_net_x5',
18639 
                    'en_x18' => 'constant1_op_net_x6',
18640 
                    'en_x19' => 'constant1_op_net_x7',
18641 
                    'en_x2' => 'constant5_op_net_x3',
18642 
                    'en_x20' => 'constant1_op_net_x8',
18643 
                    'en_x21' => 'constant5_op_net_x13',
18644 
                    'en_x22' => 'constant1_op_net_x9',
18645 
                    'en_x23' => 'constant1_op_net_x10',
18646 
                    'en_x24' => 'constant1_op_net_x11',
18647 
                    'en_x25' => 'constant1_op_net_x12',
18648 
                    'en_x26' => 'constant1_op_net_x13',
18649 
                    'en_x27' => 'constant5_op_net_x14',
18650 
                    'en_x28' => 'constant5_op_net_x15',
18651 
                    'en_x29' => 'constant5_op_net_x16',
18652 
                    'en_x3' => 'constant5_op_net_x4',
18653 
                    'en_x30' => 'constant5_op_net_x17',
18654 
                    'en_x31' => 'constant5_op_net_x18',
18655 
                    'en_x32' => 'constant5_op_net_x19',
18656 
                    'en_x4' => 'constant5_op_net_x5',
18657 
                    'en_x5' => 'constant5_op_net_x6',
18658 
                    'en_x6' => 'constant5_op_net_x7',
18659 
                    'en_x7' => 'constant5_op_net_x8',
18660 
                    'en_x8' => 'constant5_op_net_x9',
18661 
                    'en_x9' => 'constant5_op_net_x10',
18662 
                    'reg01_rd' => 'from_register3_data_out_net_x0',
18663 
                    'reg01_rv' => 'from_register1_data_out_net_x0',
18664 
                    'reg01_td' => 'reg01_td_net',
18665 
                    'reg01_tv' => 'reg01_tv_net',
18666 
                    'reg02_rd' => 'from_register5_data_out_net_x0',
18667 
                    'reg02_rv' => 'from_register2_data_out_net_x0',
18668 
                    'reg02_td' => 'reg02_td_net',
18669 
                    'reg02_tv' => 'reg02_tv_net',
18670 
                    'reg03_rd' => 'from_register7_data_out_net_x0',
18671 
                    'reg03_rv' => 'from_register6_data_out_net_x0',
18672 
                    'reg03_td' => 'reg03_td_net',
18673 
                    'reg03_tv' => 'reg03_tv_net',
18674 
                    'reg04_rd' => 'from_register8_data_out_net_x0',
18675 
                    'reg04_rv' => 'from_register4_data_out_net_x0',
18676 
                    'reg04_td' => 'reg04_td_net',
18677 
                    'reg04_tv' => 'reg04_tv_net',
18678 
                    'reg05_rd' => 'from_register10_data_out_net_x0',
18679 
                    'reg05_rv' => 'from_register9_data_out_net_x0',
18680 
                    'reg05_td' => 'reg05_td_net',
18681 
                    'reg05_tv' => 'reg05_tv_net',
18682 
                    'reg06_rd' => 'from_register11_data_out_net_x0',
18683 
                    'reg06_rv' => 'from_register12_data_out_net_x0',
18684 
                    'reg06_td' => 'reg06_td_net',
18685 
                    'reg06_tv' => 'reg06_tv_net',
18686 
                    'reg07_rd' => 'from_register13_data_out_net_x0',
18687 
                    'reg07_rv' => 'from_register14_data_out_net_x0',
18688 
                    'reg07_td' => 'reg07_td_net',
18689 
                    'reg07_tv' => 'reg07_tv_net',
18690 
                    'reg08_rd' => 'from_register15_data_out_net_x0',
18691 
                    'reg08_rv' => 'from_register16_data_out_net_x0',
18692 
                    'reg08_td' => 'reg08_td_net',
18693 
                    'reg08_tv' => 'reg08_tv_net',
18694 
                    'reg09_rd' => 'from_register17_data_out_net_x0',
18695 
                    'reg09_rv' => 'from_register18_data_out_net_x0',
18696 
                    'reg09_td' => 'reg09_td_net',
18697 
                    'reg09_tv' => 'reg09_tv_net',
18698 
                    'reg10_rd' => 'from_register19_data_out_net_x0',
18699 
                    'reg10_rv' => 'from_register20_data_out_net_x0',
18700 
                    'reg10_td' => 'reg10_td_net',
18701 
                    'reg10_tv' => 'reg10_tv_net',
18702 
                    'reg11_rd' => 'from_register21_data_out_net_x0',
18703 
                    'reg11_rv' => 'from_register22_data_out_net_x0',
18704 
                    'reg11_td' => 'reg11_td_net',
18705 
                    'reg11_tv' => 'reg11_tv_net',
18706 
                    'reg12_rd' => 'from_register23_data_out_net_x0',
18707 
                    'reg12_rv' => 'from_register24_data_out_net_x0',
18708 
                    'reg12_td' => 'reg12_td_net',
18709 
                    'reg12_tv' => 'reg12_tv_net',
18710 
                    'reg13_rd' => 'from_register25_data_out_net_x0',
18711 
                    'reg13_rv' => 'from_register26_data_out_net_x0',
18712 
                    'reg13_td' => 'reg13_td_net',
18713 
                    'reg13_tv' => 'reg13_tv_net',
18714 
                    'reg14_rd' => 'from_register27_data_out_net_x0',
18715 
                    'reg14_rv' => 'from_register28_data_out_net_x0',
18716 
                    'reg14_td' => 'reg14_td_net',
18717 
                    'reg14_tv' => 'reg14_tv_net',
18718 
                  },
18719 
                  'entity' => {
18720 
                    'attributes' => {
18721 
                      'entityAlreadyNetlisted' => 1,
18722 
                      'hdlKind' => 'vhdl',
18723 
                      'isDesign' => 1,
18724 
                      'simulinkName' => 'INOUT_LOGIC',
18725 
                    },
18726 
                    'entityName' => 'inout_logic',
18727 
                    'ports' => {
18728 
                      'data_in' => {
18729 
                        'attributes' => {
18730 
                          'bin_pt' => 0,
18731 
                          'is_floating_block' => 1,
18732 
                          'must_be_hdl_vector' => 1,
18733 
                          'period' => 1,
18734 
                          'port_id' => 0,
18735 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18736 
                          'type' => 'UFix_32_0',
18737 
                        },
18738 
                        'direction' => 'out',
18739 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18740 
                        'width' => 32,
18741 
                      },
18742 
                      'data_in_x0' => {
18743 
                        'attributes' => {
18744 
                          'bin_pt' => 0,
18745 
                          'is_floating_block' => 1,
18746 
                          'must_be_hdl_vector' => 1,
18747 
                          'period' => 1,
18748 
                          'port_id' => 0,
18749 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18750 
                          'type' => 'Bool',
18751 
                        },
18752 
                        'direction' => 'out',
18753 
                        'hdlType' => 'std_logic',
18754 
                        'width' => 1,
18755 
                      },
18756 
                      'data_in_x1' => {
18757 
                        'attributes' => {
18758 
                          'bin_pt' => 0,
18759 
                          'is_floating_block' => 1,
18760 
                          'must_be_hdl_vector' => 1,
18761 
                          'period' => 1,
18762 
                          'port_id' => 0,
18763 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18764 
                          'type' => 'UFix_32_0',
18765 
                        },
18766 
                        'direction' => 'out',
18767 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18768 
                        'width' => 32,
18769 
                      },
18770 
                      'data_in_x10' => {
18771 
                        'attributes' => {
18772 
                          'bin_pt' => 0,
18773 
                          'is_floating_block' => 1,
18774 
                          'must_be_hdl_vector' => 1,
18775 
                          'period' => 1,
18776 
                          'port_id' => 0,
18777 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18778 
                          'type' => 'UFix_32_0',
18779 
                        },
18780 
                        'direction' => 'out',
18781 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18782 
                        'width' => 32,
18783 
                      },
18784 
                      'data_in_x11' => {
18785 
                        'attributes' => {
18786 
                          'bin_pt' => 0,
18787 
                          'is_floating_block' => 1,
18788 
                          'must_be_hdl_vector' => 1,
18789 
                          'period' => 1,
18790 
                          'port_id' => 0,
18791 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18792 
                          'type' => 'UFix_32_0',
18793 
                        },
18794 
                        'direction' => 'out',
18795 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18796 
                        'width' => 32,
18797 
                      },
18798 
                      'data_in_x12' => {
18799 
                        'attributes' => {
18800 
                          'bin_pt' => 0,
18801 
                          'is_floating_block' => 1,
18802 
                          'must_be_hdl_vector' => 1,
18803 
                          'period' => 1,
18804 
                          'port_id' => 0,
18805 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18806 
                          'type' => 'Bool',
18807 
                        },
18808 
                        'direction' => 'out',
18809 
                        'hdlType' => 'std_logic',
18810 
                        'width' => 1,
18811 
                      },
18812 
                      'data_in_x13' => {
18813 
                        'attributes' => {
18814 
                          'bin_pt' => 0,
18815 
                          'is_floating_block' => 1,
18816 
                          'must_be_hdl_vector' => 1,
18817 
                          'period' => 1,
18818 
                          'port_id' => 0,
18819 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18820 
                          'type' => 'UFix_32_0',
18821 
                        },
18822 
                        'direction' => 'out',
18823 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18824 
                        'width' => 32,
18825 
                      },
18826 
                      'data_in_x14' => {
18827 
                        'attributes' => {
18828 
                          'bin_pt' => 0,
18829 
                          'is_floating_block' => 1,
18830 
                          'must_be_hdl_vector' => 1,
18831 
                          'period' => 1,
18832 
                          'port_id' => 0,
18833 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18834 
                          'type' => 'Bool',
18835 
                        },
18836 
                        'direction' => 'out',
18837 
                        'hdlType' => 'std_logic',
18838 
                        'width' => 1,
18839 
                      },
18840 
                      'data_in_x15' => {
18841 
                        'attributes' => {
18842 
                          'bin_pt' => 0,
18843 
                          'is_floating_block' => 1,
18844 
                          'must_be_hdl_vector' => 1,
18845 
                          'period' => 1,
18846 
                          'port_id' => 0,
18847 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18848 
                          'type' => 'UFix_32_0',
18849 
                        },
18850 
                        'direction' => 'out',
18851 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18852 
                        'width' => 32,
18853 
                      },
18854 
                      'data_in_x16' => {
18855 
                        'attributes' => {
18856 
                          'bin_pt' => 0,
18857 
                          'is_floating_block' => 1,
18858 
                          'must_be_hdl_vector' => 1,
18859 
                          'period' => 1,
18860 
                          'port_id' => 0,
18861 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18862 
                          'type' => 'Bool',
18863 
                        },
18864 
                        'direction' => 'out',
18865 
                        'hdlType' => 'std_logic',
18866 
                        'width' => 1,
18867 
                      },
18868 
                      'data_in_x17' => {
18869 
                        'attributes' => {
18870 
                          'bin_pt' => 0,
18871 
                          'is_floating_block' => 1,
18872 
                          'must_be_hdl_vector' => 1,
18873 
                          'period' => 1,
18874 
                          'port_id' => 0,
18875 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18876 
                          'type' => 'UFix_32_0',
18877 
                        },
18878 
                        'direction' => 'out',
18879 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18880 
                        'width' => 32,
18881 
                      },
18882 
                      'data_in_x18' => {
18883 
                        'attributes' => {
18884 
                          'bin_pt' => 0,
18885 
                          'is_floating_block' => 1,
18886 
                          'must_be_hdl_vector' => 1,
18887 
                          'period' => 1,
18888 
                          'port_id' => 0,
18889 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18890 
                          'type' => 'Bool',
18891 
                        },
18892 
                        'direction' => 'out',
18893 
                        'hdlType' => 'std_logic',
18894 
                        'width' => 1,
18895 
                      },
18896 
                      'data_in_x19' => {
18897 
                        'attributes' => {
18898 
                          'bin_pt' => 0,
18899 
                          'is_floating_block' => 1,
18900 
                          'must_be_hdl_vector' => 1,
18901 
                          'period' => 1,
18902 
                          'port_id' => 0,
18903 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18904 
                          'type' => 'UFix_32_0',
18905 
                        },
18906 
                        'direction' => 'out',
18907 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18908 
                        'width' => 32,
18909 
                      },
18910 
                      'data_in_x2' => {
18911 
                        'attributes' => {
18912 
                          'bin_pt' => 0,
18913 
                          'is_floating_block' => 1,
18914 
                          'must_be_hdl_vector' => 1,
18915 
                          'period' => 1,
18916 
                          'port_id' => 0,
18917 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18918 
                          'type' => 'Bool',
18919 
                        },
18920 
                        'direction' => 'out',
18921 
                        'hdlType' => 'std_logic',
18922 
                        'width' => 1,
18923 
                      },
18924 
                      'data_in_x20' => {
18925 
                        'attributes' => {
18926 
                          'bin_pt' => 0,
18927 
                          'is_floating_block' => 1,
18928 
                          'must_be_hdl_vector' => 1,
18929 
                          'period' => 1,
18930 
                          'port_id' => 0,
18931 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18932 
                          'type' => 'Bool',
18933 
                        },
18934 
                        'direction' => 'out',
18935 
                        'hdlType' => 'std_logic',
18936 
                        'width' => 1,
18937 
                      },
18938 
                      'data_in_x21' => {
18939 
                        'attributes' => {
18940 
                          'bin_pt' => 0,
18941 
                          'is_floating_block' => 1,
18942 
                          'must_be_hdl_vector' => 1,
18943 
                          'period' => 1,
18944 
                          'port_id' => 0,
18945 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18946 
                          'type' => 'Bool',
18947 
                        },
18948 
                        'direction' => 'out',
18949 
                        'hdlType' => 'std_logic',
18950 
                        'width' => 1,
18951 
                      },
18952 
                      'data_in_x22' => {
18953 
                        'attributes' => {
18954 
                          'bin_pt' => 0,
18955 
                          'is_floating_block' => 1,
18956 
                          'must_be_hdl_vector' => 1,
18957 
                          'period' => 1,
18958 
                          'port_id' => 0,
18959 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18960 
                          'type' => 'UFix_32_0',
18961 
                        },
18962 
                        'direction' => 'out',
18963 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18964 
                        'width' => 32,
18965 
                      },
18966 
                      'data_in_x23' => {
18967 
                        'attributes' => {
18968 
                          'bin_pt' => 0,
18969 
                          'is_floating_block' => 1,
18970 
                          'must_be_hdl_vector' => 1,
18971 
                          'period' => 1,
18972 
                          'port_id' => 0,
18973 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18974 
                          'type' => 'Bool',
18975 
                        },
18976 
                        'direction' => 'out',
18977 
                        'hdlType' => 'std_logic',
18978 
                        'width' => 1,
18979 
                      },
18980 
                      'data_in_x24' => {
18981 
                        'attributes' => {
18982 
                          'bin_pt' => 0,
18983 
                          'is_floating_block' => 1,
18984 
                          'must_be_hdl_vector' => 1,
18985 
                          'period' => 1,
18986 
                          'port_id' => 0,
18987 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
18988 
                          'type' => 'UFix_32_0',
18989 
                        },
18990 
                        'direction' => 'out',
18991 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
18992 
                        'width' => 32,
18993 
                      },
18994 
                      'data_in_x25' => {
18995 
                        'attributes' => {
18996 
                          'bin_pt' => 0,
18997 
                          'is_floating_block' => 1,
18998 
                          'must_be_hdl_vector' => 1,
18999 
                          'period' => 1,
19000 
                          'port_id' => 0,
19001 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19002 
                          'type' => 'Bool',
19003 
                        },
19004 
                        'direction' => 'out',
19005 
                        'hdlType' => 'std_logic',
19006 
                        'width' => 1,
19007 
                      },
19008 
                      'data_in_x26' => {
19009 
                        'attributes' => {
19010 
                          'bin_pt' => 0,
19011 
                          'is_floating_block' => 1,
19012 
                          'must_be_hdl_vector' => 1,
19013 
                          'period' => 1,
19014 
                          'port_id' => 0,
19015 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19016 
                          'type' => 'UFix_32_0',
19017 
                        },
19018 
                        'direction' => 'out',
19019 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19020 
                        'width' => 32,
19021 
                      },
19022 
                      'data_in_x27' => {
19023 
                        'attributes' => {
19024 
                          'bin_pt' => 0,
19025 
                          'is_floating_block' => 1,
19026 
                          'must_be_hdl_vector' => 1,
19027 
                          'period' => 1,
19028 
                          'port_id' => 0,
19029 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19030 
                          'type' => 'Bool',
19031 
                        },
19032 
                        'direction' => 'out',
19033 
                        'hdlType' => 'std_logic',
19034 
                        'width' => 1,
19035 
                      },
19036 
                      'data_in_x28' => {
19037 
                        'attributes' => {
19038 
                          'bin_pt' => 0,
19039 
                          'is_floating_block' => 1,
19040 
                          'must_be_hdl_vector' => 1,
19041 
                          'period' => 1,
19042 
                          'port_id' => 0,
19043 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19044 
                          'type' => 'UFix_32_0',
19045 
                        },
19046 
                        'direction' => 'out',
19047 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19048 
                        'width' => 32,
19049 
                      },
19050 
                      'data_in_x29' => {
19051 
                        'attributes' => {
19052 
                          'bin_pt' => 0,
19053 
                          'is_floating_block' => 1,
19054 
                          'must_be_hdl_vector' => 1,
19055 
                          'period' => 1,
19056 
                          'port_id' => 0,
19057 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19058 
                          'type' => 'UFix_32_0',
19059 
                        },
19060 
                        'direction' => 'out',
19061 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19062 
                        'width' => 32,
19063 
                      },
19064 
                      'data_in_x3' => {
19065 
                        'attributes' => {
19066 
                          'bin_pt' => 0,
19067 
                          'is_floating_block' => 1,
19068 
                          'must_be_hdl_vector' => 1,
19069 
                          'period' => 1,
19070 
                          'port_id' => 0,
19071 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19072 
                          'type' => 'UFix_32_0',
19073 
                        },
19074 
                        'direction' => 'out',
19075 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19076 
                        'width' => 32,
19077 
                      },
19078 
                      'data_in_x30' => {
19079 
                        'attributes' => {
19080 
                          'bin_pt' => 0,
19081 
                          'is_floating_block' => 1,
19082 
                          'must_be_hdl_vector' => 1,
19083 
                          'period' => 1,
19084 
                          'port_id' => 0,
19085 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19086 
                          'type' => 'UFix_32_0',
19087 
                        },
19088 
                        'direction' => 'out',
19089 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19090 
                        'width' => 32,
19091 
                      },
19092 
                      'data_in_x31' => {
19093 
                        'attributes' => {
19094 
                          'bin_pt' => 0,
19095 
                          'is_floating_block' => 1,
19096 
                          'must_be_hdl_vector' => 1,
19097 
                          'period' => 1,
19098 
                          'port_id' => 0,
19099 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19100 
                          'type' => 'Bool',
19101 
                        },
19102 
                        'direction' => 'out',
19103 
                        'hdlType' => 'std_logic',
19104 
                        'width' => 1,
19105 
                      },
19106 
                      'data_in_x32' => {
19107 
                        'attributes' => {
19108 
                          'bin_pt' => 0,
19109 
                          'is_floating_block' => 1,
19110 
                          'must_be_hdl_vector' => 1,
19111 
                          'period' => 1,
19112 
                          'port_id' => 0,
19113 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19114 
                          'type' => 'UFix_32_0',
19115 
                        },
19116 
                        'direction' => 'out',
19117 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19118 
                        'width' => 32,
19119 
                      },
19120 
                      'data_in_x4' => {
19121 
                        'attributes' => {
19122 
                          'bin_pt' => 0,
19123 
                          'is_floating_block' => 1,
19124 
                          'must_be_hdl_vector' => 1,
19125 
                          'period' => 1,
19126 
                          'port_id' => 0,
19127 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19128 
                          'type' => 'Bool',
19129 
                        },
19130 
                        'direction' => 'out',
19131 
                        'hdlType' => 'std_logic',
19132 
                        'width' => 1,
19133 
                      },
19134 
                      'data_in_x5' => {
19135 
                        'attributes' => {
19136 
                          'bin_pt' => 0,
19137 
                          'is_floating_block' => 1,
19138 
                          'must_be_hdl_vector' => 1,
19139 
                          'period' => 1,
19140 
                          'port_id' => 0,
19141 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19142 
                          'type' => 'UFix_32_0',
19143 
                        },
19144 
                        'direction' => 'out',
19145 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19146 
                        'width' => 32,
19147 
                      },
19148 
                      'data_in_x6' => {
19149 
                        'attributes' => {
19150 
                          'bin_pt' => 0,
19151 
                          'is_floating_block' => 1,
19152 
                          'must_be_hdl_vector' => 1,
19153 
                          'period' => 1,
19154 
                          'port_id' => 0,
19155 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19156 
                          'type' => 'Bool',
19157 
                        },
19158 
                        'direction' => 'out',
19159 
                        'hdlType' => 'std_logic',
19160 
                        'width' => 1,
19161 
                      },
19162 
                      'data_in_x7' => {
19163 
                        'attributes' => {
19164 
                          'bin_pt' => 0,
19165 
                          'is_floating_block' => 1,
19166 
                          'must_be_hdl_vector' => 1,
19167 
                          'period' => 1,
19168 
                          'port_id' => 0,
19169 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19170 
                          'type' => 'UFix_32_0',
19171 
                        },
19172 
                        'direction' => 'out',
19173 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19174 
                        'width' => 32,
19175 
                      },
19176 
                      'data_in_x8' => {
19177 
                        'attributes' => {
19178 
                          'bin_pt' => 0,
19179 
                          'is_floating_block' => 1,
19180 
                          'must_be_hdl_vector' => 1,
19181 
                          'period' => 1,
19182 
                          'port_id' => 0,
19183 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19184 
                          'type' => 'UFix_1_0',
19185 
                        },
19186 
                        'direction' => 'out',
19187 
                        'hdlType' => 'std_logic',
19188 
                        'width' => 1,
19189 
                      },
19190 
                      'data_in_x9' => {
19191 
                        'attributes' => {
19192 
                          'bin_pt' => 0,
19193 
                          'is_floating_block' => 1,
19194 
                          'must_be_hdl_vector' => 1,
19195 
                          'period' => 1,
19196 
                          'port_id' => 0,
19197 
                          'simulinkName' => 'INOUT_LOGIC/data_in',
19198 
                          'type' => 'UFix_1_0',
19199 
                        },
19200 
                        'direction' => 'out',
19201 
                        'hdlType' => 'std_logic',
19202 
                        'width' => 1,
19203 
                      },
19204 
                      'data_out' => {
19205 
                        'attributes' => {
19206 
                          'bin_pt' => 0,
19207 
                          'is_floating_block' => 1,
19208 
                          'must_be_hdl_vector' => 1,
19209 
                          'period' => 1,
19210 
                          'port_id' => 0,
19211 
                          'simulinkName' => 'INOUT_LOGIC/From Register1',
19212 
                          'type' => 'UFix_1_0',
19213 
                        },
19214 
                        'direction' => 'in',
19215 
                        'hdlType' => 'std_logic',
19216 
                        'width' => 1,
19217 
                      },
19218 
                      'data_out_x0' => {
19219 
                        'attributes' => {
19220 
                          'bin_pt' => 0,
19221 
                          'is_floating_block' => 1,
19222 
                          'must_be_hdl_vector' => 1,
19223 
                          'period' => 1,
19224 
                          'port_id' => 0,
19225 
                          'simulinkName' => 'INOUT_LOGIC/From Register10',
19226 
                          'type' => 'UFix_32_0',
19227 
                        },
19228 
                        'direction' => 'in',
19229 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19230 
                        'width' => 32,
19231 
                      },
19232 
                      'data_out_x1' => {
19233 
                        'attributes' => {
19234 
                          'bin_pt' => 0,
19235 
                          'is_floating_block' => 1,
19236 
                          'must_be_hdl_vector' => 1,
19237 
                          'period' => 1,
19238 
                          'port_id' => 0,
19239 
                          'simulinkName' => 'INOUT_LOGIC/From Register11',
19240 
                          'type' => 'UFix_32_0',
19241 
                        },
19242 
                        'direction' => 'in',
19243 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19244 
                        'width' => 32,
19245 
                      },
19246 
                      'data_out_x10' => {
19247 
                        'attributes' => {
19248 
                          'bin_pt' => 0,
19249 
                          'is_floating_block' => 1,
19250 
                          'must_be_hdl_vector' => 1,
19251 
                          'period' => 1,
19252 
                          'port_id' => 0,
19253 
                          'simulinkName' => 'INOUT_LOGIC/From Register2',
19254 
                          'type' => 'UFix_1_0',
19255 
                        },
19256 
                        'direction' => 'in',
19257 
                        'hdlType' => 'std_logic',
19258 
                        'width' => 1,
19259 
                      },
19260 
                      'data_out_x11' => {
19261 
                        'attributes' => {
19262 
                          'bin_pt' => 0,
19263 
                          'is_floating_block' => 1,
19264 
                          'must_be_hdl_vector' => 1,
19265 
                          'period' => 1,
19266 
                          'port_id' => 0,
19267 
                          'simulinkName' => 'INOUT_LOGIC/From Register20',
19268 
                          'type' => 'UFix_1_0',
19269 
                        },
19270 
                        'direction' => 'in',
19271 
                        'hdlType' => 'std_logic',
19272 
                        'width' => 1,
19273 
                      },
19274 
                      'data_out_x12' => {
19275 
                        'attributes' => {
19276 
                          'bin_pt' => 0,
19277 
                          'is_floating_block' => 1,
19278 
                          'must_be_hdl_vector' => 1,
19279 
                          'period' => 1,
19280 
                          'port_id' => 0,
19281 
                          'simulinkName' => 'INOUT_LOGIC/From Register21',
19282 
                          'type' => 'UFix_32_0',
19283 
                        },
19284 
                        'direction' => 'in',
19285 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19286 
                        'width' => 32,
19287 
                      },
19288 
                      'data_out_x13' => {
19289 
                        'attributes' => {
19290 
                          'bin_pt' => 0,
19291 
                          'is_floating_block' => 1,
19292 
                          'must_be_hdl_vector' => 1,
19293 
                          'period' => 1,
19294 
                          'port_id' => 0,
19295 
                          'simulinkName' => 'INOUT_LOGIC/From Register22',
19296 
                          'type' => 'UFix_1_0',
19297 
                        },
19298 
                        'direction' => 'in',
19299 
                        'hdlType' => 'std_logic',
19300 
                        'width' => 1,
19301 
                      },
19302 
                      'data_out_x14' => {
19303 
                        'attributes' => {
19304 
                          'bin_pt' => 0,
19305 
                          'is_floating_block' => 1,
19306 
                          'must_be_hdl_vector' => 1,
19307 
                          'period' => 1,
19308 
                          'port_id' => 0,
19309 
                          'simulinkName' => 'INOUT_LOGIC/From Register23',
19310 
                          'type' => 'UFix_32_0',
19311 
                        },
19312 
                        'direction' => 'in',
19313 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19314 
                        'width' => 32,
19315 
                      },
19316 
                      'data_out_x15' => {
19317 
                        'attributes' => {
19318 
                          'bin_pt' => 0,
19319 
                          'is_floating_block' => 1,
19320 
                          'must_be_hdl_vector' => 1,
19321 
                          'period' => 1,
19322 
                          'port_id' => 0,
19323 
                          'simulinkName' => 'INOUT_LOGIC/From Register24',
19324 
                          'type' => 'UFix_1_0',
19325 
                        },
19326 
                        'direction' => 'in',
19327 
                        'hdlType' => 'std_logic',
19328 
                        'width' => 1,
19329 
                      },
19330 
                      'data_out_x16' => {
19331 
                        'attributes' => {
19332 
                          'bin_pt' => 0,
19333 
                          'is_floating_block' => 1,
19334 
                          'must_be_hdl_vector' => 1,
19335 
                          'period' => 1,
19336 
                          'port_id' => 0,
19337 
                          'simulinkName' => 'INOUT_LOGIC/From Register25',
19338 
                          'type' => 'UFix_32_0',
19339 
                        },
19340 
                        'direction' => 'in',
19341 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19342 
                        'width' => 32,
19343 
                      },
19344 
                      'data_out_x17' => {
19345 
                        'attributes' => {
19346 
                          'bin_pt' => 0,
19347 
                          'is_floating_block' => 1,
19348 
                          'must_be_hdl_vector' => 1,
19349 
                          'period' => 1,
19350 
                          'port_id' => 0,
19351 
                          'simulinkName' => 'INOUT_LOGIC/From Register26',
19352 
                          'type' => 'UFix_1_0',
19353 
                        },
19354 
                        'direction' => 'in',
19355 
                        'hdlType' => 'std_logic',
19356 
                        'width' => 1,
19357 
                      },
19358 
                      'data_out_x18' => {
19359 
                        'attributes' => {
19360 
                          'bin_pt' => 0,
19361 
                          'is_floating_block' => 1,
19362 
                          'must_be_hdl_vector' => 1,
19363 
                          'period' => 1,
19364 
                          'port_id' => 0,
19365 
                          'simulinkName' => 'INOUT_LOGIC/From Register27',
19366 
                          'type' => 'UFix_32_0',
19367 
                        },
19368 
                        'direction' => 'in',
19369 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19370 
                        'width' => 32,
19371 
                      },
19372 
                      'data_out_x19' => {
19373 
                        'attributes' => {
19374 
                          'bin_pt' => 0,
19375 
                          'is_floating_block' => 1,
19376 
                          'must_be_hdl_vector' => 1,
19377 
                          'period' => 1,
19378 
                          'port_id' => 0,
19379 
                          'simulinkName' => 'INOUT_LOGIC/From Register28',
19380 
                          'type' => 'UFix_1_0',
19381 
                        },
19382 
                        'direction' => 'in',
19383 
                        'hdlType' => 'std_logic',
19384 
                        'width' => 1,
19385 
                      },
19386 
                      'data_out_x2' => {
19387 
                        'attributes' => {
19388 
                          'bin_pt' => 0,
19389 
                          'is_floating_block' => 1,
19390 
                          'must_be_hdl_vector' => 1,
19391 
                          'period' => 1,
19392 
                          'port_id' => 0,
19393 
                          'simulinkName' => 'INOUT_LOGIC/From Register12',
19394 
                          'type' => 'UFix_1_0',
19395 
                        },
19396 
                        'direction' => 'in',
19397 
                        'hdlType' => 'std_logic',
19398 
                        'width' => 1,
19399 
                      },
19400 
                      'data_out_x20' => {
19401 
                        'attributes' => {
19402 
                          'bin_pt' => 0,
19403 
                          'is_floating_block' => 1,
19404 
                          'must_be_hdl_vector' => 1,
19405 
                          'period' => 1,
19406 
                          'port_id' => 0,
19407 
                          'simulinkName' => 'INOUT_LOGIC/From Register3',
19408 
                          'type' => 'UFix_32_0',
19409 
                        },
19410 
                        'direction' => 'in',
19411 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19412 
                        'width' => 32,
19413 
                      },
19414 
                      'data_out_x21' => {
19415 
                        'attributes' => {
19416 
                          'bin_pt' => 0,
19417 
                          'is_floating_block' => 1,
19418 
                          'must_be_hdl_vector' => 1,
19419 
                          'period' => 1,
19420 
                          'port_id' => 0,
19421 
                          'simulinkName' => 'INOUT_LOGIC/From Register4',
19422 
                          'type' => 'UFix_1_0',
19423 
                        },
19424 
                        'direction' => 'in',
19425 
                        'hdlType' => 'std_logic',
19426 
                        'width' => 1,
19427 
                      },
19428 
                      'data_out_x22' => {
19429 
                        'attributes' => {
19430 
                          'bin_pt' => 0,
19431 
                          'is_floating_block' => 1,
19432 
                          'must_be_hdl_vector' => 1,
19433 
                          'period' => 1,
19434 
                          'port_id' => 0,
19435 
                          'simulinkName' => 'INOUT_LOGIC/From Register5',
19436 
                          'type' => 'UFix_32_0',
19437 
                        },
19438 
                        'direction' => 'in',
19439 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19440 
                        'width' => 32,
19441 
                      },
19442 
                      'data_out_x23' => {
19443 
                        'attributes' => {
19444 
                          'bin_pt' => 0,
19445 
                          'is_floating_block' => 1,
19446 
                          'must_be_hdl_vector' => 1,
19447 
                          'period' => 1,
19448 
                          'port_id' => 0,
19449 
                          'simulinkName' => 'INOUT_LOGIC/From Register6',
19450 
                          'type' => 'UFix_1_0',
19451 
                        },
19452 
                        'direction' => 'in',
19453 
                        'hdlType' => 'std_logic',
19454 
                        'width' => 1,
19455 
                      },
19456 
                      'data_out_x24' => {
19457 
                        'attributes' => {
19458 
                          'bin_pt' => 0,
19459 
                          'is_floating_block' => 1,
19460 
                          'must_be_hdl_vector' => 1,
19461 
                          'period' => 1,
19462 
                          'port_id' => 0,
19463 
                          'simulinkName' => 'INOUT_LOGIC/From Register7',
19464 
                          'type' => 'UFix_32_0',
19465 
                        },
19466 
                        'direction' => 'in',
19467 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19468 
                        'width' => 32,
19469 
                      },
19470 
                      'data_out_x25' => {
19471 
                        'attributes' => {
19472 
                          'bin_pt' => 0,
19473 
                          'is_floating_block' => 1,
19474 
                          'must_be_hdl_vector' => 1,
19475 
                          'period' => 1,
19476 
                          'port_id' => 0,
19477 
                          'simulinkName' => 'INOUT_LOGIC/From Register8',
19478 
                          'type' => 'UFix_32_0',
19479 
                        },
19480 
                        'direction' => 'in',
19481 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19482 
                        'width' => 32,
19483 
                      },
19484 
                      'data_out_x26' => {
19485 
                        'attributes' => {
19486 
                          'bin_pt' => 0,
19487 
                          'is_floating_block' => 1,
19488 
                          'must_be_hdl_vector' => 1,
19489 
                          'period' => 1,
19490 
                          'port_id' => 0,
19491 
                          'simulinkName' => 'INOUT_LOGIC/From Register9',
19492 
                          'type' => 'UFix_1_0',
19493 
                        },
19494 
                        'direction' => 'in',
19495 
                        'hdlType' => 'std_logic',
19496 
                        'width' => 1,
19497 
                      },
19498 
                      'data_out_x3' => {
19499 
                        'attributes' => {
19500 
                          'bin_pt' => 0,
19501 
                          'is_floating_block' => 1,
19502 
                          'must_be_hdl_vector' => 1,
19503 
                          'period' => 1,
19504 
                          'port_id' => 0,
19505 
                          'simulinkName' => 'INOUT_LOGIC/From Register13',
19506 
                          'type' => 'UFix_32_0',
19507 
                        },
19508 
                        'direction' => 'in',
19509 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19510 
                        'width' => 32,
19511 
                      },
19512 
                      'data_out_x4' => {
19513 
                        'attributes' => {
19514 
                          'bin_pt' => 0,
19515 
                          'is_floating_block' => 1,
19516 
                          'must_be_hdl_vector' => 1,
19517 
                          'period' => 1,
19518 
                          'port_id' => 0,
19519 
                          'simulinkName' => 'INOUT_LOGIC/From Register14',
19520 
                          'type' => 'UFix_1_0',
19521 
                        },
19522 
                        'direction' => 'in',
19523 
                        'hdlType' => 'std_logic',
19524 
                        'width' => 1,
19525 
                      },
19526 
                      'data_out_x5' => {
19527 
                        'attributes' => {
19528 
                          'bin_pt' => 0,
19529 
                          'is_floating_block' => 1,
19530 
                          'must_be_hdl_vector' => 1,
19531 
                          'period' => 1,
19532 
                          'port_id' => 0,
19533 
                          'simulinkName' => 'INOUT_LOGIC/From Register15',
19534 
                          'type' => 'UFix_32_0',
19535 
                        },
19536 
                        'direction' => 'in',
19537 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19538 
                        'width' => 32,
19539 
                      },
19540 
                      'data_out_x6' => {
19541 
                        'attributes' => {
19542 
                          'bin_pt' => 0,
19543 
                          'is_floating_block' => 1,
19544 
                          'must_be_hdl_vector' => 1,
19545 
                          'period' => 1,
19546 
                          'port_id' => 0,
19547 
                          'simulinkName' => 'INOUT_LOGIC/From Register16',
19548 
                          'type' => 'UFix_1_0',
19549 
                        },
19550 
                        'direction' => 'in',
19551 
                        'hdlType' => 'std_logic',
19552 
                        'width' => 1,
19553 
                      },
19554 
                      'data_out_x7' => {
19555 
                        'attributes' => {
19556 
                          'bin_pt' => 0,
19557 
                          'is_floating_block' => 1,
19558 
                          'must_be_hdl_vector' => 1,
19559 
                          'period' => 1,
19560 
                          'port_id' => 0,
19561 
                          'simulinkName' => 'INOUT_LOGIC/From Register17',
19562 
                          'type' => 'UFix_32_0',
19563 
                        },
19564 
                        'direction' => 'in',
19565 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19566 
                        'width' => 32,
19567 
                      },
19568 
                      'data_out_x8' => {
19569 
                        'attributes' => {
19570 
                          'bin_pt' => 0,
19571 
                          'is_floating_block' => 1,
19572 
                          'must_be_hdl_vector' => 1,
19573 
                          'period' => 1,
19574 
                          'port_id' => 0,
19575 
                          'simulinkName' => 'INOUT_LOGIC/From Register18',
19576 
                          'type' => 'UFix_1_0',
19577 
                        },
19578 
                        'direction' => 'in',
19579 
                        'hdlType' => 'std_logic',
19580 
                        'width' => 1,
19581 
                      },
19582 
                      'data_out_x9' => {
19583 
                        'attributes' => {
19584 
                          'bin_pt' => 0,
19585 
                          'is_floating_block' => 1,
19586 
                          'must_be_hdl_vector' => 1,
19587 
                          'period' => 1,
19588 
                          'port_id' => 0,
19589 
                          'simulinkName' => 'INOUT_LOGIC/From Register19',
19590 
                          'type' => 'UFix_32_0',
19591 
                        },
19592 
                        'direction' => 'in',
19593 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19594 
                        'width' => 32,
19595 
                      },
19596 
                      'debug_in_1i' => {
19597 
                        'attributes' => {
19598 
                          'bin_pt' => 0,
19599 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_1i.dat',
19600 
                          'is_floating_block' => 1,
19601 
                          'is_gateway_port' => 1,
19602 
                          'must_be_hdl_vector' => 1,
19603 
                          'period' => 1,
19604 
                          'port_id' => 0,
19605 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_1i',
19606 
                          'source_block' => 'INOUT_LOGIC',
19607 
                          'timingConstraint' => 'none',
19608 
                          'type' => 'UFix_32_0',
19609 
                        },
19610 
                        'direction' => 'in',
19611 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19612 
                        'width' => 32,
19613 
                      },
19614 
                      'debug_in_2i' => {
19615 
                        'attributes' => {
19616 
                          'bin_pt' => 0,
19617 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_2i.dat',
19618 
                          'is_floating_block' => 1,
19619 
                          'is_gateway_port' => 1,
19620 
                          'must_be_hdl_vector' => 1,
19621 
                          'period' => 1,
19622 
                          'port_id' => 0,
19623 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_2i',
19624 
                          'source_block' => 'INOUT_LOGIC',
19625 
                          'timingConstraint' => 'none',
19626 
                          'type' => 'UFix_32_0',
19627 
                        },
19628 
                        'direction' => 'in',
19629 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19630 
                        'width' => 32,
19631 
                      },
19632 
                      'debug_in_3i' => {
19633 
                        'attributes' => {
19634 
                          'bin_pt' => 0,
19635 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_3i.dat',
19636 
                          'is_floating_block' => 1,
19637 
                          'is_gateway_port' => 1,
19638 
                          'must_be_hdl_vector' => 1,
19639 
                          'period' => 1,
19640 
                          'port_id' => 0,
19641 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_3i',
19642 
                          'source_block' => 'INOUT_LOGIC',
19643 
                          'timingConstraint' => 'none',
19644 
                          'type' => 'UFix_32_0',
19645 
                        },
19646 
                        'direction' => 'in',
19647 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19648 
                        'width' => 32,
19649 
                      },
19650 
                      'debug_in_4i' => {
19651 
                        'attributes' => {
19652 
                          'bin_pt' => 0,
19653 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_debug_in_4i.dat',
19654 
                          'is_floating_block' => 1,
19655 
                          'is_gateway_port' => 1,
19656 
                          'must_be_hdl_vector' => 1,
19657 
                          'period' => 1,
19658 
                          'port_id' => 0,
19659 
                          'simulinkName' => 'INOUT_LOGIC/debug_in_4i',
19660 
                          'source_block' => 'INOUT_LOGIC',
19661 
                          'timingConstraint' => 'none',
19662 
                          'type' => 'UFix_32_0',
19663 
                        },
19664 
                        'direction' => 'in',
19665 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
19666 
                        'width' => 32,
19667 
                      },
19668 
                      'dma_host2board_busy' => {
19669 
                        'attributes' => {
19670 
                          'bin_pt' => 0,
19671 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_busy.dat',
19672 
                          'is_floating_block' => 1,
19673 
                          'is_gateway_port' => 1,
19674 
                          'must_be_hdl_vector' => 1,
19675 
                          'period' => 1,
19676 
                          'port_id' => 0,
19677 
                          'simulinkName' => 'INOUT_LOGIC/DMA_Host2Board_Busy',
19678 
                          'source_block' => 'INOUT_LOGIC',
19679 
                          'timingConstraint' => 'none',
19680 
                          'type' => 'UFix_1_0',
19681 
                        },
19682 
                        'direction' => 'in',
19683 
                        'hdlType' => 'std_logic',
19684 
                        'width' => 1,
19685 
                      },
19686 
                      'dma_host2board_done' => {
19687 
                        'attributes' => {
19688 
                          'bin_pt' => 0,
19689 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_dma_host2board_done.dat',
19690 
                          'is_floating_block' => 1,
19691 
                          'is_gateway_port' => 1,
19692 
                          'must_be_hdl_vector' => 1,
19693 
                          'period' => 1,
19694 
                          'port_id' => 0,
19695 
                          'simulinkName' => 'INOUT_LOGIC/DMA_Host2Board_Done',
19696 
                          'source_block' => 'INOUT_LOGIC',
19697 
                          'timingConstraint' => 'none',
19698 
                          'type' => 'UFix_1_0',
19699 
                        },
19700 
                        'direction' => 'in',
19701 
                        'hdlType' => 'std_logic',
19702 
                        'width' => 1,
19703 
                      },
19704 
                      'en' => {
19705 
                        'attributes' => {
19706 
                          'bin_pt' => 0,
19707 
                          'is_floating_block' => 1,
19708 
                          'must_be_hdl_vector' => 1,
19709 
                          'period' => 1,
19710 
                          'port_id' => 0,
19711 
                          'simulinkName' => 'INOUT_LOGIC/en',
19712 
                          'type' => 'Bool',
19713 
                        },
19714 
                        'direction' => 'out',
19715 
                        'hdlType' => 'std_logic',
19716 
                        'width' => 1,
19717 
                      },
19718 
                      'en_x0' => {
19719 
                        'attributes' => {
19720 
                          'bin_pt' => 0,
19721 
                          'is_floating_block' => 1,
19722 
                          'must_be_hdl_vector' => 1,
19723 
                          'period' => 1,
19724 
                          'port_id' => 0,
19725 
                          'simulinkName' => 'INOUT_LOGIC/en',
19726 
                          'type' => 'Bool',
19727 
                        },
19728 
                        'direction' => 'out',
19729 
                        'hdlType' => 'std_logic',
19730 
                        'width' => 1,
19731 
                      },
19732 
                      'en_x1' => {
19733 
                        'attributes' => {
19734 
                          'bin_pt' => 0,
19735 
                          'is_floating_block' => 1,
19736 
                          'must_be_hdl_vector' => 1,
19737 
                          'period' => 1,
19738 
                          'port_id' => 0,
19739 
                          'simulinkName' => 'INOUT_LOGIC/en',
19740 
                          'type' => 'Bool',
19741 
                        },
19742 
                        'direction' => 'out',
19743 
                        'hdlType' => 'std_logic',
19744 
                        'width' => 1,
19745 
                      },
19746 
                      'en_x10' => {
19747 
                        'attributes' => {
19748 
                          'bin_pt' => 0,
19749 
                          'is_floating_block' => 1,
19750 
                          'must_be_hdl_vector' => 1,
19751 
                          'period' => 1,
19752 
                          'port_id' => 0,
19753 
                          'simulinkName' => 'INOUT_LOGIC/en',
19754 
                          'type' => 'Bool',
19755 
                        },
19756 
                        'direction' => 'out',
19757 
                        'hdlType' => 'std_logic',
19758 
                        'width' => 1,
19759 
                      },
19760 
                      'en_x11' => {
19761 
                        'attributes' => {
19762 
                          'bin_pt' => 0,
19763 
                          'is_floating_block' => 1,
19764 
                          'must_be_hdl_vector' => 1,
19765 
                          'period' => 1,
19766 
                          'port_id' => 0,
19767 
                          'simulinkName' => 'INOUT_LOGIC/en',
19768 
                          'type' => 'Bool',
19769 
                        },
19770 
                        'direction' => 'out',
19771 
                        'hdlType' => 'std_logic',
19772 
                        'width' => 1,
19773 
                      },
19774 
                      'en_x12' => {
19775 
                        'attributes' => {
19776 
                          'bin_pt' => 0,
19777 
                          'is_floating_block' => 1,
19778 
                          'must_be_hdl_vector' => 1,
19779 
                          'period' => 1,
19780 
                          'port_id' => 0,
19781 
                          'simulinkName' => 'INOUT_LOGIC/en',
19782 
                          'type' => 'Bool',
19783 
                        },
19784 
                        'direction' => 'out',
19785 
                        'hdlType' => 'std_logic',
19786 
                        'width' => 1,
19787 
                      },
19788 
                      'en_x13' => {
19789 
                        'attributes' => {
19790 
                          'bin_pt' => 0,
19791 
                          'is_floating_block' => 1,
19792 
                          'must_be_hdl_vector' => 1,
19793 
                          'period' => 1,
19794 
                          'port_id' => 0,
19795 
                          'simulinkName' => 'INOUT_LOGIC/en',
19796 
                          'type' => 'Bool',
19797 
                        },
19798 
                        'direction' => 'out',
19799 
                        'hdlType' => 'std_logic',
19800 
                        'width' => 1,
19801 
                      },
19802 
                      'en_x14' => {
19803 
                        'attributes' => {
19804 
                          'bin_pt' => 0,
19805 
                          'is_floating_block' => 1,
19806 
                          'must_be_hdl_vector' => 1,
19807 
                          'period' => 1,
19808 
                          'port_id' => 0,
19809 
                          'simulinkName' => 'INOUT_LOGIC/en',
19810 
                          'type' => 'Bool',
19811 
                        },
19812 
                        'direction' => 'out',
19813 
                        'hdlType' => 'std_logic',
19814 
                        'width' => 1,
19815 
                      },
19816 
                      'en_x15' => {
19817 
                        'attributes' => {
19818 
                          'bin_pt' => 0,
19819 
                          'is_floating_block' => 1,
19820 
                          'must_be_hdl_vector' => 1,
19821 
                          'period' => 1,
19822 
                          'port_id' => 0,
19823 
                          'simulinkName' => 'INOUT_LOGIC/en',
19824 
                          'type' => 'Bool',
19825 
                        },
19826 
                        'direction' => 'out',
19827 
                        'hdlType' => 'std_logic',
19828 
                        'width' => 1,
19829 
                      },
19830 
                      'en_x16' => {
19831 
                        'attributes' => {
19832 
                          'bin_pt' => 0,
19833 
                          'is_floating_block' => 1,
19834 
                          'must_be_hdl_vector' => 1,
19835 
                          'period' => 1,
19836 
                          'port_id' => 0,
19837 
                          'simulinkName' => 'INOUT_LOGIC/en',
19838 
                          'type' => 'Bool',
19839 
                        },
19840 
                        'direction' => 'out',
19841 
                        'hdlType' => 'std_logic',
19842 
                        'width' => 1,
19843 
                      },
19844 
                      'en_x17' => {
19845 
                        'attributes' => {
19846 
                          'bin_pt' => 0,
19847 
                          'is_floating_block' => 1,
19848 
                          'must_be_hdl_vector' => 1,
19849 
                          'period' => 1,
19850 
                          'port_id' => 0,
19851 
                          'simulinkName' => 'INOUT_LOGIC/en',
19852 
                          'type' => 'Bool',
19853 
                        },
19854 
                        'direction' => 'out',
19855 
                        'hdlType' => 'std_logic',
19856 
                        'width' => 1,
19857 
                      },
19858 
                      'en_x18' => {
19859 
                        'attributes' => {
19860 
                          'bin_pt' => 0,
19861 
                          'is_floating_block' => 1,
19862 
                          'must_be_hdl_vector' => 1,
19863 
                          'period' => 1,
19864 
                          'port_id' => 0,
19865 
                          'simulinkName' => 'INOUT_LOGIC/en',
19866 
                          'type' => 'Bool',
19867 
                        },
19868 
                        'direction' => 'out',
19869 
                        'hdlType' => 'std_logic',
19870 
                        'width' => 1,
19871 
                      },
19872 
                      'en_x19' => {
19873 
                        'attributes' => {
19874 
                          'bin_pt' => 0,
19875 
                          'is_floating_block' => 1,
19876 
                          'must_be_hdl_vector' => 1,
19877 
                          'period' => 1,
19878 
                          'port_id' => 0,
19879 
                          'simulinkName' => 'INOUT_LOGIC/en',
19880 
                          'type' => 'Bool',
19881 
                        },
19882 
                        'direction' => 'out',
19883 
                        'hdlType' => 'std_logic',
19884 
                        'width' => 1,
19885 
                      },
19886 
                      'en_x2' => {
19887 
                        'attributes' => {
19888 
                          'bin_pt' => 0,
19889 
                          'is_floating_block' => 1,
19890 
                          'must_be_hdl_vector' => 1,
19891 
                          'period' => 1,
19892 
                          'port_id' => 0,
19893 
                          'simulinkName' => 'INOUT_LOGIC/en',
19894 
                          'type' => 'Bool',
19895 
                        },
19896 
                        'direction' => 'out',
19897 
                        'hdlType' => 'std_logic',
19898 
                        'width' => 1,
19899 
                      },
19900 
                      'en_x20' => {
19901 
                        'attributes' => {
19902 
                          'bin_pt' => 0,
19903 
                          'is_floating_block' => 1,
19904 
                          'must_be_hdl_vector' => 1,
19905 
                          'period' => 1,
19906 
                          'port_id' => 0,
19907 
                          'simulinkName' => 'INOUT_LOGIC/en',
19908 
                          'type' => 'Bool',
19909 
                        },
19910 
                        'direction' => 'out',
19911 
                        'hdlType' => 'std_logic',
19912 
                        'width' => 1,
19913 
                      },
19914 
                      'en_x21' => {
19915 
                        'attributes' => {
19916 
                          'bin_pt' => 0,
19917 
                          'is_floating_block' => 1,
19918 
                          'must_be_hdl_vector' => 1,
19919 
                          'period' => 1,
19920 
                          'port_id' => 0,
19921 
                          'simulinkName' => 'INOUT_LOGIC/en',
19922 
                          'type' => 'Bool',
19923 
                        },
19924 
                        'direction' => 'out',
19925 
                        'hdlType' => 'std_logic',
19926 
                        'width' => 1,
19927 
                      },
19928 
                      'en_x22' => {
19929 
                        'attributes' => {
19930 
                          'bin_pt' => 0,
19931 
                          'is_floating_block' => 1,
19932 
                          'must_be_hdl_vector' => 1,
19933 
                          'period' => 1,
19934 
                          'port_id' => 0,
19935 
                          'simulinkName' => 'INOUT_LOGIC/en',
19936 
                          'type' => 'Bool',
19937 
                        },
19938 
                        'direction' => 'out',
19939 
                        'hdlType' => 'std_logic',
19940 
                        'width' => 1,
19941 
                      },
19942 
                      'en_x23' => {
19943 
                        'attributes' => {
19944 
                          'bin_pt' => 0,
19945 
                          'is_floating_block' => 1,
19946 
                          'must_be_hdl_vector' => 1,
19947 
                          'period' => 1,
19948 
                          'port_id' => 0,
19949 
                          'simulinkName' => 'INOUT_LOGIC/en',
19950 
                          'type' => 'Bool',
19951 
                        },
19952 
                        'direction' => 'out',
19953 
                        'hdlType' => 'std_logic',
19954 
                        'width' => 1,
19955 
                      },
19956 
                      'en_x24' => {
19957 
                        'attributes' => {
19958 
                          'bin_pt' => 0,
19959 
                          'is_floating_block' => 1,
19960 
                          'must_be_hdl_vector' => 1,
19961 
                          'period' => 1,
19962 
                          'port_id' => 0,
19963 
                          'simulinkName' => 'INOUT_LOGIC/en',
19964 
                          'type' => 'Bool',
19965 
                        },
19966 
                        'direction' => 'out',
19967 
                        'hdlType' => 'std_logic',
19968 
                        'width' => 1,
19969 
                      },
19970 
                      'en_x25' => {
19971 
                        'attributes' => {
19972 
                          'bin_pt' => 0,
19973 
                          'is_floating_block' => 1,
19974 
                          'must_be_hdl_vector' => 1,
19975 
                          'period' => 1,
19976 
                          'port_id' => 0,
19977 
                          'simulinkName' => 'INOUT_LOGIC/en',
19978 
                          'type' => 'Bool',
19979 
                        },
19980 
                        'direction' => 'out',
19981 
                        'hdlType' => 'std_logic',
19982 
                        'width' => 1,
19983 
                      },
19984 
                      'en_x26' => {
19985 
                        'attributes' => {
19986 
                          'bin_pt' => 0,
19987 
                          'is_floating_block' => 1,
19988 
                          'must_be_hdl_vector' => 1,
19989 
                          'period' => 1,
19990 
                          'port_id' => 0,
19991 
                          'simulinkName' => 'INOUT_LOGIC/en',
19992 
                          'type' => 'Bool',
19993 
                        },
19994 
                        'direction' => 'out',
19995 
                        'hdlType' => 'std_logic',
19996 
                        'width' => 1,
19997 
                      },
19998 
                      'en_x27' => {
19999 
                        'attributes' => {
20000 
                          'bin_pt' => 0,
20001 
                          'is_floating_block' => 1,
20002 
                          'must_be_hdl_vector' => 1,
20003 
                          'period' => 1,
20004 
                          'port_id' => 0,
20005 
                          'simulinkName' => 'INOUT_LOGIC/en',
20006 
                          'type' => 'Bool',
20007 
                        },
20008 
                        'direction' => 'out',
20009 
                        'hdlType' => 'std_logic',
20010 
                        'width' => 1,
20011 
                      },
20012 
                      'en_x28' => {
20013 
                        'attributes' => {
20014 
                          'bin_pt' => 0,
20015 
                          'is_floating_block' => 1,
20016 
                          'must_be_hdl_vector' => 1,
20017 
                          'period' => 1,
20018 
                          'port_id' => 0,
20019 
                          'simulinkName' => 'INOUT_LOGIC/en',
20020 
                          'type' => 'Bool',
20021 
                        },
20022 
                        'direction' => 'out',
20023 
                        'hdlType' => 'std_logic',
20024 
                        'width' => 1,
20025 
                      },
20026 
                      'en_x29' => {
20027 
                        'attributes' => {
20028 
                          'bin_pt' => 0,
20029 
                          'is_floating_block' => 1,
20030 
                          'must_be_hdl_vector' => 1,
20031 
                          'period' => 1,
20032 
                          'port_id' => 0,
20033 
                          'simulinkName' => 'INOUT_LOGIC/en',
20034 
                          'type' => 'Bool',
20035 
                        },
20036 
                        'direction' => 'out',
20037 
                        'hdlType' => 'std_logic',
20038 
                        'width' => 1,
20039 
                      },
20040 
                      'en_x3' => {
20041 
                        'attributes' => {
20042 
                          'bin_pt' => 0,
20043 
                          'is_floating_block' => 1,
20044 
                          'must_be_hdl_vector' => 1,
20045 
                          'period' => 1,
20046 
                          'port_id' => 0,
20047 
                          'simulinkName' => 'INOUT_LOGIC/en',
20048 
                          'type' => 'Bool',
20049 
                        },
20050 
                        'direction' => 'out',
20051 
                        'hdlType' => 'std_logic',
20052 
                        'width' => 1,
20053 
                      },
20054 
                      'en_x30' => {
20055 
                        'attributes' => {
20056 
                          'bin_pt' => 0,
20057 
                          'is_floating_block' => 1,
20058 
                          'must_be_hdl_vector' => 1,
20059 
                          'period' => 1,
20060 
                          'port_id' => 0,
20061 
                          'simulinkName' => 'INOUT_LOGIC/en',
20062 
                          'type' => 'Bool',
20063 
                        },
20064 
                        'direction' => 'out',
20065 
                        'hdlType' => 'std_logic',
20066 
                        'width' => 1,
20067 
                      },
20068 
                      'en_x31' => {
20069 
                        'attributes' => {
20070 
                          'bin_pt' => 0,
20071 
                          'is_floating_block' => 1,
20072 
                          'must_be_hdl_vector' => 1,
20073 
                          'period' => 1,
20074 
                          'port_id' => 0,
20075 
                          'simulinkName' => 'INOUT_LOGIC/en',
20076 
                          'type' => 'Bool',
20077 
                        },
20078 
                        'direction' => 'out',
20079 
                        'hdlType' => 'std_logic',
20080 
                        'width' => 1,
20081 
                      },
20082 
                      'en_x32' => {
20083 
                        'attributes' => {
20084 
                          'bin_pt' => 0,
20085 
                          'is_floating_block' => 1,
20086 
                          'must_be_hdl_vector' => 1,
20087 
                          'period' => 1,
20088 
                          'port_id' => 0,
20089 
                          'simulinkName' => 'INOUT_LOGIC/en',
20090 
                          'type' => 'Bool',
20091 
                        },
20092 
                        'direction' => 'out',
20093 
                        'hdlType' => 'std_logic',
20094 
                        'width' => 1,
20095 
                      },
20096 
                      'en_x4' => {
20097 
                        'attributes' => {
20098 
                          'bin_pt' => 0,
20099 
                          'is_floating_block' => 1,
20100 
                          'must_be_hdl_vector' => 1,
20101 
                          'period' => 1,
20102 
                          'port_id' => 0,
20103 
                          'simulinkName' => 'INOUT_LOGIC/en',
20104 
                          'type' => 'Bool',
20105 
                        },
20106 
                        'direction' => 'out',
20107 
                        'hdlType' => 'std_logic',
20108 
                        'width' => 1,
20109 
                      },
20110 
                      'en_x5' => {
20111 
                        'attributes' => {
20112 
                          'bin_pt' => 0,
20113 
                          'is_floating_block' => 1,
20114 
                          'must_be_hdl_vector' => 1,
20115 
                          'period' => 1,
20116 
                          'port_id' => 0,
20117 
                          'simulinkName' => 'INOUT_LOGIC/en',
20118 
                          'type' => 'Bool',
20119 
                        },
20120 
                        'direction' => 'out',
20121 
                        'hdlType' => 'std_logic',
20122 
                        'width' => 1,
20123 
                      },
20124 
                      'en_x6' => {
20125 
                        'attributes' => {
20126 
                          'bin_pt' => 0,
20127 
                          'is_floating_block' => 1,
20128 
                          'must_be_hdl_vector' => 1,
20129 
                          'period' => 1,
20130 
                          'port_id' => 0,
20131 
                          'simulinkName' => 'INOUT_LOGIC/en',
20132 
                          'type' => 'Bool',
20133 
                        },
20134 
                        'direction' => 'out',
20135 
                        'hdlType' => 'std_logic',
20136 
                        'width' => 1,
20137 
                      },
20138 
                      'en_x7' => {
20139 
                        'attributes' => {
20140 
                          'bin_pt' => 0,
20141 
                          'is_floating_block' => 1,
20142 
                          'must_be_hdl_vector' => 1,
20143 
                          'period' => 1,
20144 
                          'port_id' => 0,
20145 
                          'simulinkName' => 'INOUT_LOGIC/en',
20146 
                          'type' => 'Bool',
20147 
                        },
20148 
                        'direction' => 'out',
20149 
                        'hdlType' => 'std_logic',
20150 
                        'width' => 1,
20151 
                      },
20152 
                      'en_x8' => {
20153 
                        'attributes' => {
20154 
                          'bin_pt' => 0,
20155 
                          'is_floating_block' => 1,
20156 
                          'must_be_hdl_vector' => 1,
20157 
                          'period' => 1,
20158 
                          'port_id' => 0,
20159 
                          'simulinkName' => 'INOUT_LOGIC/en',
20160 
                          'type' => 'Bool',
20161 
                        },
20162 
                        'direction' => 'out',
20163 
                        'hdlType' => 'std_logic',
20164 
                        'width' => 1,
20165 
                      },
20166 
                      'en_x9' => {
20167 
                        'attributes' => {
20168 
                          'bin_pt' => 0,
20169 
                          'is_floating_block' => 1,
20170 
                          'must_be_hdl_vector' => 1,
20171 
                          'period' => 1,
20172 
                          'port_id' => 0,
20173 
                          'simulinkName' => 'INOUT_LOGIC/en',
20174 
                          'type' => 'Bool',
20175 
                        },
20176 
                        'direction' => 'out',
20177 
                        'hdlType' => 'std_logic',
20178 
                        'width' => 1,
20179 
                      },
20180 
                      'reg01_rd' => {
20181 
                        'attributes' => {
20182 
                          'bin_pt' => 0,
20183 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rd.dat',
20184 
                          'is_floating_block' => 1,
20185 
                          'is_gateway_port' => 1,
20186 
                          'must_be_hdl_vector' => 1,
20187 
                          'period' => 1,
20188 
                          'port_id' => 0,
20189 
                          'simulinkName' => 'INOUT_LOGIC/reg01_rd',
20190 
                          'source_block' => 'INOUT_LOGIC',
20191 
                          'timingConstraint' => 'none',
20192 
                          'type' => 'UFix_32_0',
20193 
                        },
20194 
                        'direction' => 'out',
20195 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20196 
                        'width' => 32,
20197 
                      },
20198 
                      'reg01_rv' => {
20199 
                        'attributes' => {
20200 
                          'bin_pt' => 0,
20201 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_rv.dat',
20202 
                          'is_floating_block' => 1,
20203 
                          'is_gateway_port' => 1,
20204 
                          'must_be_hdl_vector' => 1,
20205 
                          'period' => 1,
20206 
                          'port_id' => 0,
20207 
                          'simulinkName' => 'INOUT_LOGIC/reg01_rv',
20208 
                          'source_block' => 'INOUT_LOGIC',
20209 
                          'timingConstraint' => 'none',
20210 
                          'type' => 'UFix_1_0',
20211 
                        },
20212 
                        'direction' => 'out',
20213 
                        'hdlType' => 'std_logic',
20214 
                        'width' => 1,
20215 
                      },
20216 
                      'reg01_td' => {
20217 
                        'attributes' => {
20218 
                          'bin_pt' => 0,
20219 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_td.dat',
20220 
                          'is_floating_block' => 1,
20221 
                          'is_gateway_port' => 1,
20222 
                          'must_be_hdl_vector' => 1,
20223 
                          'period' => 1,
20224 
                          'port_id' => 0,
20225 
                          'simulinkName' => 'INOUT_LOGIC/reg01_td',
20226 
                          'source_block' => 'INOUT_LOGIC',
20227 
                          'timingConstraint' => 'none',
20228 
                          'type' => 'UFix_32_0',
20229 
                        },
20230 
                        'direction' => 'in',
20231 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20232 
                        'width' => 32,
20233 
                      },
20234 
                      'reg01_tv' => {
20235 
                        'attributes' => {
20236 
                          'bin_pt' => 0,
20237 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg01_tv.dat',
20238 
                          'is_floating_block' => 1,
20239 
                          'is_gateway_port' => 1,
20240 
                          'must_be_hdl_vector' => 1,
20241 
                          'period' => 1,
20242 
                          'port_id' => 0,
20243 
                          'simulinkName' => 'INOUT_LOGIC/reg01_tv',
20244 
                          'source_block' => 'INOUT_LOGIC',
20245 
                          'timingConstraint' => 'none',
20246 
                          'type' => 'Bool',
20247 
                        },
20248 
                        'direction' => 'in',
20249 
                        'hdlType' => 'std_logic',
20250 
                        'width' => 1,
20251 
                      },
20252 
                      'reg02_rd' => {
20253 
                        'attributes' => {
20254 
                          'bin_pt' => 0,
20255 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rd.dat',
20256 
                          'is_floating_block' => 1,
20257 
                          'is_gateway_port' => 1,
20258 
                          'must_be_hdl_vector' => 1,
20259 
                          'period' => 1,
20260 
                          'port_id' => 0,
20261 
                          'simulinkName' => 'INOUT_LOGIC/reg02_rd',
20262 
                          'source_block' => 'INOUT_LOGIC',
20263 
                          'timingConstraint' => 'none',
20264 
                          'type' => 'UFix_32_0',
20265 
                        },
20266 
                        'direction' => 'out',
20267 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20268 
                        'width' => 32,
20269 
                      },
20270 
                      'reg02_rv' => {
20271 
                        'attributes' => {
20272 
                          'bin_pt' => 0,
20273 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_rv.dat',
20274 
                          'is_floating_block' => 1,
20275 
                          'is_gateway_port' => 1,
20276 
                          'must_be_hdl_vector' => 1,
20277 
                          'period' => 1,
20278 
                          'port_id' => 0,
20279 
                          'simulinkName' => 'INOUT_LOGIC/reg02_rv',
20280 
                          'source_block' => 'INOUT_LOGIC',
20281 
                          'timingConstraint' => 'none',
20282 
                          'type' => 'UFix_1_0',
20283 
                        },
20284 
                        'direction' => 'out',
20285 
                        'hdlType' => 'std_logic',
20286 
                        'width' => 1,
20287 
                      },
20288 
                      'reg02_td' => {
20289 
                        'attributes' => {
20290 
                          'bin_pt' => 0,
20291 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_td.dat',
20292 
                          'is_floating_block' => 1,
20293 
                          'is_gateway_port' => 1,
20294 
                          'must_be_hdl_vector' => 1,
20295 
                          'period' => 1,
20296 
                          'port_id' => 0,
20297 
                          'simulinkName' => 'INOUT_LOGIC/reg02_td',
20298 
                          'source_block' => 'INOUT_LOGIC',
20299 
                          'timingConstraint' => 'none',
20300 
                          'type' => 'UFix_32_0',
20301 
                        },
20302 
                        'direction' => 'in',
20303 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20304 
                        'width' => 32,
20305 
                      },
20306 
                      'reg02_tv' => {
20307 
                        'attributes' => {
20308 
                          'bin_pt' => 0,
20309 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg02_tv.dat',
20310 
                          'is_floating_block' => 1,
20311 
                          'is_gateway_port' => 1,
20312 
                          'must_be_hdl_vector' => 1,
20313 
                          'period' => 1,
20314 
                          'port_id' => 0,
20315 
                          'simulinkName' => 'INOUT_LOGIC/reg02_tv',
20316 
                          'source_block' => 'INOUT_LOGIC',
20317 
                          'timingConstraint' => 'none',
20318 
                          'type' => 'Bool',
20319 
                        },
20320 
                        'direction' => 'in',
20321 
                        'hdlType' => 'std_logic',
20322 
                        'width' => 1,
20323 
                      },
20324 
                      'reg03_rd' => {
20325 
                        'attributes' => {
20326 
                          'bin_pt' => 0,
20327 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rd.dat',
20328 
                          'is_floating_block' => 1,
20329 
                          'is_gateway_port' => 1,
20330 
                          'must_be_hdl_vector' => 1,
20331 
                          'period' => 1,
20332 
                          'port_id' => 0,
20333 
                          'simulinkName' => 'INOUT_LOGIC/reg03_rd',
20334 
                          'source_block' => 'INOUT_LOGIC',
20335 
                          'timingConstraint' => 'none',
20336 
                          'type' => 'UFix_32_0',
20337 
                        },
20338 
                        'direction' => 'out',
20339 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20340 
                        'width' => 32,
20341 
                      },
20342 
                      'reg03_rv' => {
20343 
                        'attributes' => {
20344 
                          'bin_pt' => 0,
20345 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_rv.dat',
20346 
                          'is_floating_block' => 1,
20347 
                          'is_gateway_port' => 1,
20348 
                          'must_be_hdl_vector' => 1,
20349 
                          'period' => 1,
20350 
                          'port_id' => 0,
20351 
                          'simulinkName' => 'INOUT_LOGIC/reg03_rv',
20352 
                          'source_block' => 'INOUT_LOGIC',
20353 
                          'timingConstraint' => 'none',
20354 
                          'type' => 'UFix_1_0',
20355 
                        },
20356 
                        'direction' => 'out',
20357 
                        'hdlType' => 'std_logic',
20358 
                        'width' => 1,
20359 
                      },
20360 
                      'reg03_td' => {
20361 
                        'attributes' => {
20362 
                          'bin_pt' => 0,
20363 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_td.dat',
20364 
                          'is_floating_block' => 1,
20365 
                          'is_gateway_port' => 1,
20366 
                          'must_be_hdl_vector' => 1,
20367 
                          'period' => 1,
20368 
                          'port_id' => 0,
20369 
                          'simulinkName' => 'INOUT_LOGIC/reg03_td',
20370 
                          'source_block' => 'INOUT_LOGIC',
20371 
                          'timingConstraint' => 'none',
20372 
                          'type' => 'UFix_32_0',
20373 
                        },
20374 
                        'direction' => 'in',
20375 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20376 
                        'width' => 32,
20377 
                      },
20378 
                      'reg03_tv' => {
20379 
                        'attributes' => {
20380 
                          'bin_pt' => 0,
20381 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg03_tv.dat',
20382 
                          'is_floating_block' => 1,
20383 
                          'is_gateway_port' => 1,
20384 
                          'must_be_hdl_vector' => 1,
20385 
                          'period' => 1,
20386 
                          'port_id' => 0,
20387 
                          'simulinkName' => 'INOUT_LOGIC/reg03_tv',
20388 
                          'source_block' => 'INOUT_LOGIC',
20389 
                          'timingConstraint' => 'none',
20390 
                          'type' => 'Bool',
20391 
                        },
20392 
                        'direction' => 'in',
20393 
                        'hdlType' => 'std_logic',
20394 
                        'width' => 1,
20395 
                      },
20396 
                      'reg04_rd' => {
20397 
                        'attributes' => {
20398 
                          'bin_pt' => 0,
20399 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rd.dat',
20400 
                          'is_floating_block' => 1,
20401 
                          'is_gateway_port' => 1,
20402 
                          'must_be_hdl_vector' => 1,
20403 
                          'period' => 1,
20404 
                          'port_id' => 0,
20405 
                          'simulinkName' => 'INOUT_LOGIC/reg04_rd',
20406 
                          'source_block' => 'INOUT_LOGIC',
20407 
                          'timingConstraint' => 'none',
20408 
                          'type' => 'UFix_32_0',
20409 
                        },
20410 
                        'direction' => 'out',
20411 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20412 
                        'width' => 32,
20413 
                      },
20414 
                      'reg04_rv' => {
20415 
                        'attributes' => {
20416 
                          'bin_pt' => 0,
20417 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_rv.dat',
20418 
                          'is_floating_block' => 1,
20419 
                          'is_gateway_port' => 1,
20420 
                          'must_be_hdl_vector' => 1,
20421 
                          'period' => 1,
20422 
                          'port_id' => 0,
20423 
                          'simulinkName' => 'INOUT_LOGIC/reg04_rv',
20424 
                          'source_block' => 'INOUT_LOGIC',
20425 
                          'timingConstraint' => 'none',
20426 
                          'type' => 'UFix_1_0',
20427 
                        },
20428 
                        'direction' => 'out',
20429 
                        'hdlType' => 'std_logic',
20430 
                        'width' => 1,
20431 
                      },
20432 
                      'reg04_td' => {
20433 
                        'attributes' => {
20434 
                          'bin_pt' => 0,
20435 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_td.dat',
20436 
                          'is_floating_block' => 1,
20437 
                          'is_gateway_port' => 1,
20438 
                          'must_be_hdl_vector' => 1,
20439 
                          'period' => 1,
20440 
                          'port_id' => 0,
20441 
                          'simulinkName' => 'INOUT_LOGIC/reg04_td',
20442 
                          'source_block' => 'INOUT_LOGIC',
20443 
                          'timingConstraint' => 'none',
20444 
                          'type' => 'UFix_32_0',
20445 
                        },
20446 
                        'direction' => 'in',
20447 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20448 
                        'width' => 32,
20449 
                      },
20450 
                      'reg04_tv' => {
20451 
                        'attributes' => {
20452 
                          'bin_pt' => 0,
20453 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg04_tv.dat',
20454 
                          'is_floating_block' => 1,
20455 
                          'is_gateway_port' => 1,
20456 
                          'must_be_hdl_vector' => 1,
20457 
                          'period' => 1,
20458 
                          'port_id' => 0,
20459 
                          'simulinkName' => 'INOUT_LOGIC/reg04_tv',
20460 
                          'source_block' => 'INOUT_LOGIC',
20461 
                          'timingConstraint' => 'none',
20462 
                          'type' => 'Bool',
20463 
                        },
20464 
                        'direction' => 'in',
20465 
                        'hdlType' => 'std_logic',
20466 
                        'width' => 1,
20467 
                      },
20468 
                      'reg05_rd' => {
20469 
                        'attributes' => {
20470 
                          'bin_pt' => 0,
20471 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rd.dat',
20472 
                          'is_floating_block' => 1,
20473 
                          'is_gateway_port' => 1,
20474 
                          'must_be_hdl_vector' => 1,
20475 
                          'period' => 1,
20476 
                          'port_id' => 0,
20477 
                          'simulinkName' => 'INOUT_LOGIC/reg05_rd',
20478 
                          'source_block' => 'INOUT_LOGIC',
20479 
                          'timingConstraint' => 'none',
20480 
                          'type' => 'UFix_32_0',
20481 
                        },
20482 
                        'direction' => 'out',
20483 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20484 
                        'width' => 32,
20485 
                      },
20486 
                      'reg05_rv' => {
20487 
                        'attributes' => {
20488 
                          'bin_pt' => 0,
20489 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_rv.dat',
20490 
                          'is_floating_block' => 1,
20491 
                          'is_gateway_port' => 1,
20492 
                          'must_be_hdl_vector' => 1,
20493 
                          'period' => 1,
20494 
                          'port_id' => 0,
20495 
                          'simulinkName' => 'INOUT_LOGIC/reg05_rv',
20496 
                          'source_block' => 'INOUT_LOGIC',
20497 
                          'timingConstraint' => 'none',
20498 
                          'type' => 'UFix_1_0',
20499 
                        },
20500 
                        'direction' => 'out',
20501 
                        'hdlType' => 'std_logic',
20502 
                        'width' => 1,
20503 
                      },
20504 
                      'reg05_td' => {
20505 
                        'attributes' => {
20506 
                          'bin_pt' => 0,
20507 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_td.dat',
20508 
                          'is_floating_block' => 1,
20509 
                          'is_gateway_port' => 1,
20510 
                          'must_be_hdl_vector' => 1,
20511 
                          'period' => 1,
20512 
                          'port_id' => 0,
20513 
                          'simulinkName' => 'INOUT_LOGIC/reg05_td',
20514 
                          'source_block' => 'INOUT_LOGIC',
20515 
                          'timingConstraint' => 'none',
20516 
                          'type' => 'UFix_32_0',
20517 
                        },
20518 
                        'direction' => 'in',
20519 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20520 
                        'width' => 32,
20521 
                      },
20522 
                      'reg05_tv' => {
20523 
                        'attributes' => {
20524 
                          'bin_pt' => 0,
20525 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg05_tv.dat',
20526 
                          'is_floating_block' => 1,
20527 
                          'is_gateway_port' => 1,
20528 
                          'must_be_hdl_vector' => 1,
20529 
                          'period' => 1,
20530 
                          'port_id' => 0,
20531 
                          'simulinkName' => 'INOUT_LOGIC/reg05_tv',
20532 
                          'source_block' => 'INOUT_LOGIC',
20533 
                          'timingConstraint' => 'none',
20534 
                          'type' => 'Bool',
20535 
                        },
20536 
                        'direction' => 'in',
20537 
                        'hdlType' => 'std_logic',
20538 
                        'width' => 1,
20539 
                      },
20540 
                      'reg06_rd' => {
20541 
                        'attributes' => {
20542 
                          'bin_pt' => 0,
20543 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rd.dat',
20544 
                          'is_floating_block' => 1,
20545 
                          'is_gateway_port' => 1,
20546 
                          'must_be_hdl_vector' => 1,
20547 
                          'period' => 1,
20548 
                          'port_id' => 0,
20549 
                          'simulinkName' => 'INOUT_LOGIC/reg06_rd',
20550 
                          'source_block' => 'INOUT_LOGIC',
20551 
                          'timingConstraint' => 'none',
20552 
                          'type' => 'UFix_32_0',
20553 
                        },
20554 
                        'direction' => 'out',
20555 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20556 
                        'width' => 32,
20557 
                      },
20558 
                      'reg06_rv' => {
20559 
                        'attributes' => {
20560 
                          'bin_pt' => 0,
20561 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_rv.dat',
20562 
                          'is_floating_block' => 1,
20563 
                          'is_gateway_port' => 1,
20564 
                          'must_be_hdl_vector' => 1,
20565 
                          'period' => 1,
20566 
                          'port_id' => 0,
20567 
                          'simulinkName' => 'INOUT_LOGIC/reg06_rv',
20568 
                          'source_block' => 'INOUT_LOGIC',
20569 
                          'timingConstraint' => 'none',
20570 
                          'type' => 'UFix_1_0',
20571 
                        },
20572 
                        'direction' => 'out',
20573 
                        'hdlType' => 'std_logic',
20574 
                        'width' => 1,
20575 
                      },
20576 
                      'reg06_td' => {
20577 
                        'attributes' => {
20578 
                          'bin_pt' => 0,
20579 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_td.dat',
20580 
                          'is_floating_block' => 1,
20581 
                          'is_gateway_port' => 1,
20582 
                          'must_be_hdl_vector' => 1,
20583 
                          'period' => 1,
20584 
                          'port_id' => 0,
20585 
                          'simulinkName' => 'INOUT_LOGIC/reg06_td',
20586 
                          'source_block' => 'INOUT_LOGIC',
20587 
                          'timingConstraint' => 'none',
20588 
                          'type' => 'UFix_32_0',
20589 
                        },
20590 
                        'direction' => 'in',
20591 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20592 
                        'width' => 32,
20593 
                      },
20594 
                      'reg06_tv' => {
20595 
                        'attributes' => {
20596 
                          'bin_pt' => 0,
20597 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg06_tv.dat',
20598 
                          'is_floating_block' => 1,
20599 
                          'is_gateway_port' => 1,
20600 
                          'must_be_hdl_vector' => 1,
20601 
                          'period' => 1,
20602 
                          'port_id' => 0,
20603 
                          'simulinkName' => 'INOUT_LOGIC/reg06_tv',
20604 
                          'source_block' => 'INOUT_LOGIC',
20605 
                          'timingConstraint' => 'none',
20606 
                          'type' => 'Bool',
20607 
                        },
20608 
                        'direction' => 'in',
20609 
                        'hdlType' => 'std_logic',
20610 
                        'width' => 1,
20611 
                      },
20612 
                      'reg07_rd' => {
20613 
                        'attributes' => {
20614 
                          'bin_pt' => 0,
20615 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rd.dat',
20616 
                          'is_floating_block' => 1,
20617 
                          'is_gateway_port' => 1,
20618 
                          'must_be_hdl_vector' => 1,
20619 
                          'period' => 1,
20620 
                          'port_id' => 0,
20621 
                          'simulinkName' => 'INOUT_LOGIC/reg07_rd',
20622 
                          'source_block' => 'INOUT_LOGIC',
20623 
                          'timingConstraint' => 'none',
20624 
                          'type' => 'UFix_32_0',
20625 
                        },
20626 
                        'direction' => 'out',
20627 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20628 
                        'width' => 32,
20629 
                      },
20630 
                      'reg07_rv' => {
20631 
                        'attributes' => {
20632 
                          'bin_pt' => 0,
20633 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_rv.dat',
20634 
                          'is_floating_block' => 1,
20635 
                          'is_gateway_port' => 1,
20636 
                          'must_be_hdl_vector' => 1,
20637 
                          'period' => 1,
20638 
                          'port_id' => 0,
20639 
                          'simulinkName' => 'INOUT_LOGIC/reg07_rv',
20640 
                          'source_block' => 'INOUT_LOGIC',
20641 
                          'timingConstraint' => 'none',
20642 
                          'type' => 'UFix_1_0',
20643 
                        },
20644 
                        'direction' => 'out',
20645 
                        'hdlType' => 'std_logic',
20646 
                        'width' => 1,
20647 
                      },
20648 
                      'reg07_td' => {
20649 
                        'attributes' => {
20650 
                          'bin_pt' => 0,
20651 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_td.dat',
20652 
                          'is_floating_block' => 1,
20653 
                          'is_gateway_port' => 1,
20654 
                          'must_be_hdl_vector' => 1,
20655 
                          'period' => 1,
20656 
                          'port_id' => 0,
20657 
                          'simulinkName' => 'INOUT_LOGIC/reg07_td',
20658 
                          'source_block' => 'INOUT_LOGIC',
20659 
                          'timingConstraint' => 'none',
20660 
                          'type' => 'UFix_32_0',
20661 
                        },
20662 
                        'direction' => 'in',
20663 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20664 
                        'width' => 32,
20665 
                      },
20666 
                      'reg07_tv' => {
20667 
                        'attributes' => {
20668 
                          'bin_pt' => 0,
20669 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg07_tv.dat',
20670 
                          'is_floating_block' => 1,
20671 
                          'is_gateway_port' => 1,
20672 
                          'must_be_hdl_vector' => 1,
20673 
                          'period' => 1,
20674 
                          'port_id' => 0,
20675 
                          'simulinkName' => 'INOUT_LOGIC/reg07_tv',
20676 
                          'source_block' => 'INOUT_LOGIC',
20677 
                          'timingConstraint' => 'none',
20678 
                          'type' => 'Bool',
20679 
                        },
20680 
                        'direction' => 'in',
20681 
                        'hdlType' => 'std_logic',
20682 
                        'width' => 1,
20683 
                      },
20684 
                      'reg08_rd' => {
20685 
                        'attributes' => {
20686 
                          'bin_pt' => 0,
20687 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rd.dat',
20688 
                          'is_floating_block' => 1,
20689 
                          'is_gateway_port' => 1,
20690 
                          'must_be_hdl_vector' => 1,
20691 
                          'period' => 1,
20692 
                          'port_id' => 0,
20693 
                          'simulinkName' => 'INOUT_LOGIC/reg08_rd',
20694 
                          'source_block' => 'INOUT_LOGIC',
20695 
                          'timingConstraint' => 'none',
20696 
                          'type' => 'UFix_32_0',
20697 
                        },
20698 
                        'direction' => 'out',
20699 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20700 
                        'width' => 32,
20701 
                      },
20702 
                      'reg08_rv' => {
20703 
                        'attributes' => {
20704 
                          'bin_pt' => 0,
20705 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_rv.dat',
20706 
                          'is_floating_block' => 1,
20707 
                          'is_gateway_port' => 1,
20708 
                          'must_be_hdl_vector' => 1,
20709 
                          'period' => 1,
20710 
                          'port_id' => 0,
20711 
                          'simulinkName' => 'INOUT_LOGIC/reg08_rv',
20712 
                          'source_block' => 'INOUT_LOGIC',
20713 
                          'timingConstraint' => 'none',
20714 
                          'type' => 'UFix_1_0',
20715 
                        },
20716 
                        'direction' => 'out',
20717 
                        'hdlType' => 'std_logic',
20718 
                        'width' => 1,
20719 
                      },
20720 
                      'reg08_td' => {
20721 
                        'attributes' => {
20722 
                          'bin_pt' => 0,
20723 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_td.dat',
20724 
                          'is_floating_block' => 1,
20725 
                          'is_gateway_port' => 1,
20726 
                          'must_be_hdl_vector' => 1,
20727 
                          'period' => 1,
20728 
                          'port_id' => 0,
20729 
                          'simulinkName' => 'INOUT_LOGIC/reg08_td',
20730 
                          'source_block' => 'INOUT_LOGIC',
20731 
                          'timingConstraint' => 'none',
20732 
                          'type' => 'UFix_32_0',
20733 
                        },
20734 
                        'direction' => 'in',
20735 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20736 
                        'width' => 32,
20737 
                      },
20738 
                      'reg08_tv' => {
20739 
                        'attributes' => {
20740 
                          'bin_pt' => 0,
20741 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg08_tv.dat',
20742 
                          'is_floating_block' => 1,
20743 
                          'is_gateway_port' => 1,
20744 
                          'must_be_hdl_vector' => 1,
20745 
                          'period' => 1,
20746 
                          'port_id' => 0,
20747 
                          'simulinkName' => 'INOUT_LOGIC/reg08_tv',
20748 
                          'source_block' => 'INOUT_LOGIC',
20749 
                          'timingConstraint' => 'none',
20750 
                          'type' => 'Bool',
20751 
                        },
20752 
                        'direction' => 'in',
20753 
                        'hdlType' => 'std_logic',
20754 
                        'width' => 1,
20755 
                      },
20756 
                      'reg09_rd' => {
20757 
                        'attributes' => {
20758 
                          'bin_pt' => 0,
20759 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rd.dat',
20760 
                          'is_floating_block' => 1,
20761 
                          'is_gateway_port' => 1,
20762 
                          'must_be_hdl_vector' => 1,
20763 
                          'period' => 1,
20764 
                          'port_id' => 0,
20765 
                          'simulinkName' => 'INOUT_LOGIC/reg09_rd',
20766 
                          'source_block' => 'INOUT_LOGIC',
20767 
                          'timingConstraint' => 'none',
20768 
                          'type' => 'UFix_32_0',
20769 
                        },
20770 
                        'direction' => 'out',
20771 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20772 
                        'width' => 32,
20773 
                      },
20774 
                      'reg09_rv' => {
20775 
                        'attributes' => {
20776 
                          'bin_pt' => 0,
20777 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_rv.dat',
20778 
                          'is_floating_block' => 1,
20779 
                          'is_gateway_port' => 1,
20780 
                          'must_be_hdl_vector' => 1,
20781 
                          'period' => 1,
20782 
                          'port_id' => 0,
20783 
                          'simulinkName' => 'INOUT_LOGIC/reg09_rv',
20784 
                          'source_block' => 'INOUT_LOGIC',
20785 
                          'timingConstraint' => 'none',
20786 
                          'type' => 'UFix_1_0',
20787 
                        },
20788 
                        'direction' => 'out',
20789 
                        'hdlType' => 'std_logic',
20790 
                        'width' => 1,
20791 
                      },
20792 
                      'reg09_td' => {
20793 
                        'attributes' => {
20794 
                          'bin_pt' => 0,
20795 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_td.dat',
20796 
                          'is_floating_block' => 1,
20797 
                          'is_gateway_port' => 1,
20798 
                          'must_be_hdl_vector' => 1,
20799 
                          'period' => 1,
20800 
                          'port_id' => 0,
20801 
                          'simulinkName' => 'INOUT_LOGIC/reg09_td',
20802 
                          'source_block' => 'INOUT_LOGIC',
20803 
                          'timingConstraint' => 'none',
20804 
                          'type' => 'UFix_32_0',
20805 
                        },
20806 
                        'direction' => 'in',
20807 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20808 
                        'width' => 32,
20809 
                      },
20810 
                      'reg09_tv' => {
20811 
                        'attributes' => {
20812 
                          'bin_pt' => 0,
20813 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg09_tv.dat',
20814 
                          'is_floating_block' => 1,
20815 
                          'is_gateway_port' => 1,
20816 
                          'must_be_hdl_vector' => 1,
20817 
                          'period' => 1,
20818 
                          'port_id' => 0,
20819 
                          'simulinkName' => 'INOUT_LOGIC/reg09_tv',
20820 
                          'source_block' => 'INOUT_LOGIC',
20821 
                          'timingConstraint' => 'none',
20822 
                          'type' => 'Bool',
20823 
                        },
20824 
                        'direction' => 'in',
20825 
                        'hdlType' => 'std_logic',
20826 
                        'width' => 1,
20827 
                      },
20828 
                      'reg10_rd' => {
20829 
                        'attributes' => {
20830 
                          'bin_pt' => 0,
20831 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rd.dat',
20832 
                          'is_floating_block' => 1,
20833 
                          'is_gateway_port' => 1,
20834 
                          'must_be_hdl_vector' => 1,
20835 
                          'period' => 1,
20836 
                          'port_id' => 0,
20837 
                          'simulinkName' => 'INOUT_LOGIC/reg10_rd',
20838 
                          'source_block' => 'INOUT_LOGIC',
20839 
                          'timingConstraint' => 'none',
20840 
                          'type' => 'UFix_32_0',
20841 
                        },
20842 
                        'direction' => 'out',
20843 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20844 
                        'width' => 32,
20845 
                      },
20846 
                      'reg10_rv' => {
20847 
                        'attributes' => {
20848 
                          'bin_pt' => 0,
20849 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_rv.dat',
20850 
                          'is_floating_block' => 1,
20851 
                          'is_gateway_port' => 1,
20852 
                          'must_be_hdl_vector' => 1,
20853 
                          'period' => 1,
20854 
                          'port_id' => 0,
20855 
                          'simulinkName' => 'INOUT_LOGIC/reg10_rv',
20856 
                          'source_block' => 'INOUT_LOGIC',
20857 
                          'timingConstraint' => 'none',
20858 
                          'type' => 'UFix_1_0',
20859 
                        },
20860 
                        'direction' => 'out',
20861 
                        'hdlType' => 'std_logic',
20862 
                        'width' => 1,
20863 
                      },
20864 
                      'reg10_td' => {
20865 
                        'attributes' => {
20866 
                          'bin_pt' => 0,
20867 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_td.dat',
20868 
                          'is_floating_block' => 1,
20869 
                          'is_gateway_port' => 1,
20870 
                          'must_be_hdl_vector' => 1,
20871 
                          'period' => 1,
20872 
                          'port_id' => 0,
20873 
                          'simulinkName' => 'INOUT_LOGIC/reg10_td',
20874 
                          'source_block' => 'INOUT_LOGIC',
20875 
                          'timingConstraint' => 'none',
20876 
                          'type' => 'UFix_32_0',
20877 
                        },
20878 
                        'direction' => 'in',
20879 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20880 
                        'width' => 32,
20881 
                      },
20882 
                      'reg10_tv' => {
20883 
                        'attributes' => {
20884 
                          'bin_pt' => 0,
20885 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg10_tv.dat',
20886 
                          'is_floating_block' => 1,
20887 
                          'is_gateway_port' => 1,
20888 
                          'must_be_hdl_vector' => 1,
20889 
                          'period' => 1,
20890 
                          'port_id' => 0,
20891 
                          'simulinkName' => 'INOUT_LOGIC/reg10_tv',
20892 
                          'source_block' => 'INOUT_LOGIC',
20893 
                          'timingConstraint' => 'none',
20894 
                          'type' => 'Bool',
20895 
                        },
20896 
                        'direction' => 'in',
20897 
                        'hdlType' => 'std_logic',
20898 
                        'width' => 1,
20899 
                      },
20900 
                      'reg11_rd' => {
20901 
                        'attributes' => {
20902 
                          'bin_pt' => 0,
20903 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rd.dat',
20904 
                          'is_floating_block' => 1,
20905 
                          'is_gateway_port' => 1,
20906 
                          'must_be_hdl_vector' => 1,
20907 
                          'period' => 1,
20908 
                          'port_id' => 0,
20909 
                          'simulinkName' => 'INOUT_LOGIC/reg11_rd',
20910 
                          'source_block' => 'INOUT_LOGIC',
20911 
                          'timingConstraint' => 'none',
20912 
                          'type' => 'UFix_32_0',
20913 
                        },
20914 
                        'direction' => 'out',
20915 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20916 
                        'width' => 32,
20917 
                      },
20918 
                      'reg11_rv' => {
20919 
                        'attributes' => {
20920 
                          'bin_pt' => 0,
20921 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_rv.dat',
20922 
                          'is_floating_block' => 1,
20923 
                          'is_gateway_port' => 1,
20924 
                          'must_be_hdl_vector' => 1,
20925 
                          'period' => 1,
20926 
                          'port_id' => 0,
20927 
                          'simulinkName' => 'INOUT_LOGIC/reg11_rv',
20928 
                          'source_block' => 'INOUT_LOGIC',
20929 
                          'timingConstraint' => 'none',
20930 
                          'type' => 'UFix_1_0',
20931 
                        },
20932 
                        'direction' => 'out',
20933 
                        'hdlType' => 'std_logic',
20934 
                        'width' => 1,
20935 
                      },
20936 
                      'reg11_td' => {
20937 
                        'attributes' => {
20938 
                          'bin_pt' => 0,
20939 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_td.dat',
20940 
                          'is_floating_block' => 1,
20941 
                          'is_gateway_port' => 1,
20942 
                          'must_be_hdl_vector' => 1,
20943 
                          'period' => 1,
20944 
                          'port_id' => 0,
20945 
                          'simulinkName' => 'INOUT_LOGIC/reg11_td',
20946 
                          'source_block' => 'INOUT_LOGIC',
20947 
                          'timingConstraint' => 'none',
20948 
                          'type' => 'UFix_32_0',
20949 
                        },
20950 
                        'direction' => 'in',
20951 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20952 
                        'width' => 32,
20953 
                      },
20954 
                      'reg11_tv' => {
20955 
                        'attributes' => {
20956 
                          'bin_pt' => 0,
20957 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg11_tv.dat',
20958 
                          'is_floating_block' => 1,
20959 
                          'is_gateway_port' => 1,
20960 
                          'must_be_hdl_vector' => 1,
20961 
                          'period' => 1,
20962 
                          'port_id' => 0,
20963 
                          'simulinkName' => 'INOUT_LOGIC/reg11_tv',
20964 
                          'source_block' => 'INOUT_LOGIC',
20965 
                          'timingConstraint' => 'none',
20966 
                          'type' => 'Bool',
20967 
                        },
20968 
                        'direction' => 'in',
20969 
                        'hdlType' => 'std_logic',
20970 
                        'width' => 1,
20971 
                      },
20972 
                      'reg12_rd' => {
20973 
                        'attributes' => {
20974 
                          'bin_pt' => 0,
20975 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rd.dat',
20976 
                          'is_floating_block' => 1,
20977 
                          'is_gateway_port' => 1,
20978 
                          'must_be_hdl_vector' => 1,
20979 
                          'period' => 1,
20980 
                          'port_id' => 0,
20981 
                          'simulinkName' => 'INOUT_LOGIC/reg12_rd',
20982 
                          'source_block' => 'INOUT_LOGIC',
20983 
                          'timingConstraint' => 'none',
20984 
                          'type' => 'UFix_32_0',
20985 
                        },
20986 
                        'direction' => 'out',
20987 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
20988 
                        'width' => 32,
20989 
                      },
20990 
                      'reg12_rv' => {
20991 
                        'attributes' => {
20992 
                          'bin_pt' => 0,
20993 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_rv.dat',
20994 
                          'is_floating_block' => 1,
20995 
                          'is_gateway_port' => 1,
20996 
                          'must_be_hdl_vector' => 1,
20997 
                          'period' => 1,
20998 
                          'port_id' => 0,
20999 
                          'simulinkName' => 'INOUT_LOGIC/reg12_rv',
21000 
                          'source_block' => 'INOUT_LOGIC',
21001 
                          'timingConstraint' => 'none',
21002 
                          'type' => 'UFix_1_0',
21003 
                        },
21004 
                        'direction' => 'out',
21005 
                        'hdlType' => 'std_logic',
21006 
                        'width' => 1,
21007 
                      },
21008 
                      'reg12_td' => {
21009 
                        'attributes' => {
21010 
                          'bin_pt' => 0,
21011 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_td.dat',
21012 
                          'is_floating_block' => 1,
21013 
                          'is_gateway_port' => 1,
21014 
                          'must_be_hdl_vector' => 1,
21015 
                          'period' => 1,
21016 
                          'port_id' => 0,
21017 
                          'simulinkName' => 'INOUT_LOGIC/reg12_td',
21018 
                          'source_block' => 'INOUT_LOGIC',
21019 
                          'timingConstraint' => 'none',
21020 
                          'type' => 'UFix_32_0',
21021 
                        },
21022 
                        'direction' => 'in',
21023 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21024 
                        'width' => 32,
21025 
                      },
21026 
                      'reg12_tv' => {
21027 
                        'attributes' => {
21028 
                          'bin_pt' => 0,
21029 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg12_tv.dat',
21030 
                          'is_floating_block' => 1,
21031 
                          'is_gateway_port' => 1,
21032 
                          'must_be_hdl_vector' => 1,
21033 
                          'period' => 1,
21034 
                          'port_id' => 0,
21035 
                          'simulinkName' => 'INOUT_LOGIC/reg12_tv',
21036 
                          'source_block' => 'INOUT_LOGIC',
21037 
                          'timingConstraint' => 'none',
21038 
                          'type' => 'Bool',
21039 
                        },
21040 
                        'direction' => 'in',
21041 
                        'hdlType' => 'std_logic',
21042 
                        'width' => 1,
21043 
                      },
21044 
                      'reg13_rd' => {
21045 
                        'attributes' => {
21046 
                          'bin_pt' => 0,
21047 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rd.dat',
21048 
                          'is_floating_block' => 1,
21049 
                          'is_gateway_port' => 1,
21050 
                          'must_be_hdl_vector' => 1,
21051 
                          'period' => 1,
21052 
                          'port_id' => 0,
21053 
                          'simulinkName' => 'INOUT_LOGIC/reg13_rd',
21054 
                          'source_block' => 'INOUT_LOGIC',
21055 
                          'timingConstraint' => 'none',
21056 
                          'type' => 'UFix_32_0',
21057 
                        },
21058 
                        'direction' => 'out',
21059 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21060 
                        'width' => 32,
21061 
                      },
21062 
                      'reg13_rv' => {
21063 
                        'attributes' => {
21064 
                          'bin_pt' => 0,
21065 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_rv.dat',
21066 
                          'is_floating_block' => 1,
21067 
                          'is_gateway_port' => 1,
21068 
                          'must_be_hdl_vector' => 1,
21069 
                          'period' => 1,
21070 
                          'port_id' => 0,
21071 
                          'simulinkName' => 'INOUT_LOGIC/reg13_rv',
21072 
                          'source_block' => 'INOUT_LOGIC',
21073 
                          'timingConstraint' => 'none',
21074 
                          'type' => 'UFix_1_0',
21075 
                        },
21076 
                        'direction' => 'out',
21077 
                        'hdlType' => 'std_logic',
21078 
                        'width' => 1,
21079 
                      },
21080 
                      'reg13_td' => {
21081 
                        'attributes' => {
21082 
                          'bin_pt' => 0,
21083 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_td.dat',
21084 
                          'is_floating_block' => 1,
21085 
                          'is_gateway_port' => 1,
21086 
                          'must_be_hdl_vector' => 1,
21087 
                          'period' => 1,
21088 
                          'port_id' => 0,
21089 
                          'simulinkName' => 'INOUT_LOGIC/reg13_td',
21090 
                          'source_block' => 'INOUT_LOGIC',
21091 
                          'timingConstraint' => 'none',
21092 
                          'type' => 'UFix_32_0',
21093 
                        },
21094 
                        'direction' => 'in',
21095 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21096 
                        'width' => 32,
21097 
                      },
21098 
                      'reg13_tv' => {
21099 
                        'attributes' => {
21100 
                          'bin_pt' => 0,
21101 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg13_tv.dat',
21102 
                          'is_floating_block' => 1,
21103 
                          'is_gateway_port' => 1,
21104 
                          'must_be_hdl_vector' => 1,
21105 
                          'period' => 1,
21106 
                          'port_id' => 0,
21107 
                          'simulinkName' => 'INOUT_LOGIC/reg13_tv',
21108 
                          'source_block' => 'INOUT_LOGIC',
21109 
                          'timingConstraint' => 'none',
21110 
                          'type' => 'Bool',
21111 
                        },
21112 
                        'direction' => 'in',
21113 
                        'hdlType' => 'std_logic',
21114 
                        'width' => 1,
21115 
                      },
21116 
                      'reg14_rd' => {
21117 
                        'attributes' => {
21118 
                          'bin_pt' => 0,
21119 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rd.dat',
21120 
                          'is_floating_block' => 1,
21121 
                          'is_gateway_port' => 1,
21122 
                          'must_be_hdl_vector' => 1,
21123 
                          'period' => 1,
21124 
                          'port_id' => 0,
21125 
                          'simulinkName' => 'INOUT_LOGIC/reg14_rd',
21126 
                          'source_block' => 'INOUT_LOGIC',
21127 
                          'timingConstraint' => 'none',
21128 
                          'type' => 'UFix_32_0',
21129 
                        },
21130 
                        'direction' => 'out',
21131 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21132 
                        'width' => 32,
21133 
                      },
21134 
                      'reg14_rv' => {
21135 
                        'attributes' => {
21136 
                          'bin_pt' => 0,
21137 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_rv.dat',
21138 
                          'is_floating_block' => 1,
21139 
                          'is_gateway_port' => 1,
21140 
                          'must_be_hdl_vector' => 1,
21141 
                          'period' => 1,
21142 
                          'port_id' => 0,
21143 
                          'simulinkName' => 'INOUT_LOGIC/reg14_rv',
21144 
                          'source_block' => 'INOUT_LOGIC',
21145 
                          'timingConstraint' => 'none',
21146 
                          'type' => 'UFix_1_0',
21147 
                        },
21148 
                        'direction' => 'out',
21149 
                        'hdlType' => 'std_logic',
21150 
                        'width' => 1,
21151 
                      },
21152 
                      'reg14_td' => {
21153 
                        'attributes' => {
21154 
                          'bin_pt' => 0,
21155 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_td.dat',
21156 
                          'is_floating_block' => 1,
21157 
                          'is_gateway_port' => 1,
21158 
                          'must_be_hdl_vector' => 1,
21159 
                          'period' => 1,
21160 
                          'port_id' => 0,
21161 
                          'simulinkName' => 'INOUT_LOGIC/reg14_td',
21162 
                          'source_block' => 'INOUT_LOGIC',
21163 
                          'timingConstraint' => 'none',
21164 
                          'type' => 'UFix_32_0',
21165 
                        },
21166 
                        'direction' => 'in',
21167 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
21168 
                        'width' => 32,
21169 
                      },
21170 
                      'reg14_tv' => {
21171 
                        'attributes' => {
21172 
                          'bin_pt' => 0,
21173 
                          'inputFile' => 'pcie_userlogic_00_inout_logic_reg14_tv.dat',
21174 
                          'is_floating_block' => 1,
21175 
                          'is_gateway_port' => 1,
21176 
                          'must_be_hdl_vector' => 1,
21177 
                          'period' => 1,
21178 
                          'port_id' => 0,
21179 
                          'simulinkName' => 'INOUT_LOGIC/reg14_tv',
21180 
                          'source_block' => 'INOUT_LOGIC',
21181 
                          'timingConstraint' => 'none',
21182 
                          'type' => 'Bool',
21183 
                        },
21184 
                        'direction' => 'in',
21185 
                        'hdlType' => 'std_logic',
21186 
                        'width' => 1,
21187 
                      },
21188 
                    },
21189 
                  },
21190 
                  'entityName' => 'inout_logic',
21191 
                },
21192 
                'persistentdff_inst' => {
21193 
                  'connections' => {
21194 
                    'clk' => 'clkNet',
21195 
                    'd' => 'persistentdff_inst_q',
21196 
                    'q' => 'persistentdff_inst_q',
21197 
                  },
21198 
                  'entity' => {
21199 
                    'attributes' => {
21200 
                      'entityAlreadyNetlisted' => 1,
21201 
                      'hdlCompAttributes' => [
21202 
                        [
21203 
                          'syn_black_box',
21204 
                          'boolean',
21205 
                          'true',
21206 
                        ],
21207 
                        [
21208 
                          'box_type',
21209 
                          'string',
21210 
                          '"black_box"',
21211 
                        ],
21212 
                      ],
21213 
                      'is_persistent_dff' => 1,
21214 
                      'needsComponentDeclaration' => 1,
21215 
                    },
21216 
                    'entityName' => 'xlpersistentdff',
21217 
                    'ports' => {
21218 
                      'clk' => {
21219 
                        'direction' => 'in',
21220 
                        'hdlType' => 'std_logic',
21221 
                        'width' => 1,
21222 
                      },
21223 
                      'd' => {
21224 
                        'direction' => 'in',
21225 
                        'hdlType' => 'std_logic',
21226 
                        'width' => 1,
21227 
                      },
21228 
                      'q' => {
21229 
                        'direction' => 'out',
21230 
                        'hdlType' => 'std_logic',
21231 
                        'width' => 1,
21232 
                      },
21233 
                    },
21234 
                  },
21235 
                  'entityName' => 'xlpersistentdff',
21236 
                },
21237 
              },
21238 
            },
21239 
            'entityName' => 'inout_logic_cw',
21240 
          },
21241 
          'top_level_1' => {
21242 
            'connections' => {
21243 
              'bram_rd_addr' => 'x_x63',
21244 
              'bram_rd_dout' => 'x_x64',
21245 
              'bram_wr_addr' => 'x_x65',
21246 
              'bram_wr_din' => 'x_x66',
21247 
              'bram_wr_en' => 'x_x67',
21248 
              'ce' => 'x_x68',
21249 
              'clk' => 'x_x69',
21250 
              'fifo_rd_count' => 'x_x70',
21251 
              'fifo_rd_dout' => 'x_x71',
21252 
              'fifo_rd_empty' => 'x_x72',
21253 
              'fifo_rd_en' => 'x_x73',
21254 
              'fifo_rd_pempty' => 'x_x74',
21255 
              'fifo_rd_valid' => 'x_x75',
21256 
              'fifo_wr_count' => 'x_x76',
21257 
              'fifo_wr_din' => 'x_x77',
21258 
              'fifo_wr_en' => 'x_x78',
21259 
              'fifo_wr_full' => 'x_x79',
21260 
              'fifo_wr_pfull' => 'x_x80',
21261 
              'from_register10_data_out' => 'from_register10_data_out_x0',
21262 
              'from_register11_data_out' => 'from_register11_data_out_x0',
21263 
              'from_register12_data_out' => 'from_register12_data_out_x0',
21264 
              'from_register13_data_out' => 'from_register13_data_out_x0',
21265 
              'from_register14_data_out' => 'from_register14_data_out_x0',
21266 
              'from_register15_data_out' => 'from_register15_data_out_x0',
21267 
              'from_register16_data_out' => 'from_register16_data_out_x0',
21268 
              'from_register17_data_out' => 'from_register17_data_out_x0',
21269 
              'from_register18_data_out' => 'from_register18_data_out_x0',
21270 
              'from_register19_data_out' => 'from_register19_data_out_x0',
21271 
              'from_register1_data_out' => 'from_register1_data_out_x0',
21272 
              'from_register20_data_out' => 'from_register20_data_out_x0',
21273 
              'from_register21_data_out' => 'from_register21_data_out_x0',
21274 
              'from_register22_data_out' => 'from_register22_data_out_x0',
21275 
              'from_register23_data_out' => 'from_register23_data_out_x0',
21276 
              'from_register24_data_out' => 'from_register24_data_out_x0',
21277 
              'from_register25_data_out' => 'from_register25_data_out_x0',
21278 
              'from_register26_data_out' => 'from_register26_data_out_x0',
21279 
              'from_register27_data_out' => 'from_register27_data_out_x0',
21280 
              'from_register28_data_out' => 'from_register28_data_out_x0',
21281 
              'from_register29_data_out' => 'from_register29_data_out',
21282 
              'from_register2_data_out' => 'from_register2_data_out_x0',
21283 
              'from_register30_data_out' => 'from_register30_data_out',
21284 
              'from_register31_data_out' => 'from_register31_data_out',
21285 
              'from_register32_data_out' => 'from_register32_data_out',
21286 
              'from_register33_data_out' => 'from_register33_data_out',
21287 
              'from_register3_data_out' => 'from_register3_data_out_x0',
21288 
              'from_register4_data_out' => 'from_register4_data_out_x0',
21289 
              'from_register5_data_out' => 'from_register5_data_out_x0',
21290 
              'from_register6_data_out' => 'from_register6_data_out_x0',
21291 
              'from_register7_data_out' => 'from_register7_data_out_x0',
21292 
              'from_register8_data_out' => 'from_register8_data_out_x0',
21293 
              'from_register9_data_out' => 'from_register9_data_out_x0',
21294 
              'from_register_data_out' => 'from_register_data_out',
21295 
              'rst_i' => 'x_x81',
21296 
              'rst_o' => 'x_x82',
21297 
              'to_register10_ce' => 'sysgen_dut_to_register10_ce_x0',
21298 
              'to_register10_clk' => 'sysgen_dut_to_register10_clk_x0',
21299 
              'to_register10_clr' => 'sysgen_dut_to_register10_clr_x0',
21300 
              'to_register10_data_in' => 'sysgen_dut_to_register10_data_in_x0',
21301 
              'to_register10_dout' => 'from_register9_data_out',
21302 
              'to_register10_en' => 'sysgen_dut_to_register10_en_x0',
21303 
              'to_register11_ce' => 'sysgen_dut_to_register11_ce_x0',
21304 
              'to_register11_clk' => 'sysgen_dut_to_register11_clk_x0',
21305 
              'to_register11_clr' => 'sysgen_dut_to_register11_clr_x0',
21306 
              'to_register11_data_in' => 'sysgen_dut_to_register11_data_in_x0',
21307 
              'to_register11_dout' => 'from_register12_data_out',
21308 
              'to_register11_en' => 'sysgen_dut_to_register11_en_x0',
21309 
              'to_register12_ce' => 'sysgen_dut_to_register12_ce_x0',
21310 
              'to_register12_clk' => 'sysgen_dut_to_register12_clk_x0',
21311 
              'to_register12_clr' => 'sysgen_dut_to_register12_clr_x0',
21312 
              'to_register12_data_in' => 'sysgen_dut_to_register12_data_in_x0',
21313 
              'to_register12_dout' => 'from_register14_data_out',
21314 
              'to_register12_en' => 'sysgen_dut_to_register12_en_x0',
21315 
              'to_register13_ce' => 'sysgen_dut_to_register13_ce_x0',
21316 
              'to_register13_clk' => 'sysgen_dut_to_register13_clk_x0',
21317 
              'to_register13_clr' => 'sysgen_dut_to_register13_clr_x0',
21318 
              'to_register13_data_in' => 'sysgen_dut_to_register13_data_in_x0',
21319 
              'to_register13_dout' => 'from_register13_data_out',
21320 
              'to_register13_en' => 'sysgen_dut_to_register13_en_x0',
21321 
              'to_register14_ce' => 'sysgen_dut_to_register14_ce_x0',
21322 
              'to_register14_clk' => 'sysgen_dut_to_register14_clk_x0',
21323 
              'to_register14_clr' => 'sysgen_dut_to_register14_clr_x0',
21324 
              'to_register14_data_in' => 'sysgen_dut_to_register14_data_in_x0',
21325 
              'to_register14_dout' => 'from_register16_data_out',
21326 
              'to_register14_en' => 'sysgen_dut_to_register14_en_x0',
21327 
              'to_register15_ce' => 'sysgen_dut_to_register15_ce_x0',
21328 
              'to_register15_clk' => 'sysgen_dut_to_register15_clk_x0',
21329 
              'to_register15_clr' => 'sysgen_dut_to_register15_clr_x0',
21330 
              'to_register15_data_in' => 'sysgen_dut_to_register15_data_in_x0',
21331 
              'to_register15_dout' => 'from_register15_data_out',
21332 
              'to_register15_en' => 'sysgen_dut_to_register15_en_x0',
21333 
              'to_register16_ce' => 'sysgen_dut_to_register16_ce_x0',
21334 
              'to_register16_clk' => 'sysgen_dut_to_register16_clk_x0',
21335 
              'to_register16_clr' => 'sysgen_dut_to_register16_clr_x0',
21336 
              'to_register16_data_in' => 'sysgen_dut_to_register16_data_in_x0',
21337 
              'to_register16_dout' => 'from_register18_data_out',
21338 
              'to_register16_en' => 'sysgen_dut_to_register16_en_x0',
21339 
              'to_register17_ce' => 'sysgen_dut_to_register17_ce_x0',
21340 
              'to_register17_clk' => 'sysgen_dut_to_register17_clk_x0',
21341 
              'to_register17_clr' => 'sysgen_dut_to_register17_clr_x0',
21342 
              'to_register17_data_in' => 'sysgen_dut_to_register17_data_in_x0',
21343 
              'to_register17_dout' => 'from_register17_data_out',
21344 
              'to_register17_en' => 'sysgen_dut_to_register17_en_x0',
21345 
              'to_register18_ce' => 'sysgen_dut_to_register18_ce_x0',
21346 
              'to_register18_clk' => 'sysgen_dut_to_register18_clk_x0',
21347 
              'to_register18_clr' => 'sysgen_dut_to_register18_clr_x0',
21348 
              'to_register18_data_in' => 'sysgen_dut_to_register18_data_in_x0',
21349 
              'to_register18_dout' => 'from_register20_data_out',
21350 
              'to_register18_en' => 'sysgen_dut_to_register18_en_x0',
21351 
              'to_register19_ce' => 'sysgen_dut_to_register19_ce_x0',
21352 
              'to_register19_clk' => 'sysgen_dut_to_register19_clk_x0',
21353 
              'to_register19_clr' => 'sysgen_dut_to_register19_clr_x0',
21354 
              'to_register19_data_in' => 'sysgen_dut_to_register19_data_in_x0',
21355 
              'to_register19_dout' => 'from_register19_data_out',
21356 
              'to_register19_en' => 'sysgen_dut_to_register19_en_x0',
21357 
              'to_register1_ce' => 'sysgen_dut_to_register1_ce_x0',
21358 
              'to_register1_clk' => 'sysgen_dut_to_register1_clk_x0',
21359 
              'to_register1_clr' => 'sysgen_dut_to_register1_clr_x0',
21360 
              'to_register1_data_in' => 'sysgen_dut_to_register1_data_in_x0',
21361 
              'to_register1_dout' => 'from_register1_data_out',
21362 
              'to_register1_en' => 'sysgen_dut_to_register1_en_x0',
21363 
              'to_register20_ce' => 'sysgen_dut_to_register20_ce_x0',
21364 
              'to_register20_clk' => 'sysgen_dut_to_register20_clk_x0',
21365 
              'to_register20_clr' => 'sysgen_dut_to_register20_clr_x0',
21366 
              'to_register20_data_in' => 'sysgen_dut_to_register20_data_in_x0',
21367 
              'to_register20_dout' => 'from_register22_data_out',
21368 
              'to_register20_en' => 'sysgen_dut_to_register20_en_x0',
21369 
              'to_register21_ce' => 'sysgen_dut_to_register21_ce_x0',
21370 
              'to_register21_clk' => 'sysgen_dut_to_register21_clk_x0',
21371 
              'to_register21_clr' => 'sysgen_dut_to_register21_clr_x0',
21372 
              'to_register21_data_in' => 'sysgen_dut_to_register21_data_in_x0',
21373 
              'to_register21_dout' => 'from_register21_data_out',
21374 
              'to_register21_en' => 'sysgen_dut_to_register21_en_x0',
21375 
              'to_register22_ce' => 'sysgen_dut_to_register22_ce_x0',
21376 
              'to_register22_clk' => 'sysgen_dut_to_register22_clk_x0',
21377 
              'to_register22_clr' => 'sysgen_dut_to_register22_clr_x0',
21378 
              'to_register22_data_in' => 'sysgen_dut_to_register22_data_in_x0',
21379 
              'to_register22_dout' => 'from_register24_data_out',
21380 
              'to_register22_en' => 'sysgen_dut_to_register22_en_x0',
21381 
              'to_register23_ce' => 'sysgen_dut_to_register23_ce_x0',
21382 
              'to_register23_clk' => 'sysgen_dut_to_register23_clk_x0',
21383 
              'to_register23_clr' => 'sysgen_dut_to_register23_clr_x0',
21384 
              'to_register23_data_in' => 'sysgen_dut_to_register23_data_in_x0',
21385 
              'to_register23_dout' => 'from_register23_data_out',
21386 
              'to_register23_en' => 'sysgen_dut_to_register23_en_x0',
21387 
              'to_register24_ce' => 'sysgen_dut_to_register24_ce_x0',
21388 
              'to_register24_clk' => 'sysgen_dut_to_register24_clk_x0',
21389 
              'to_register24_clr' => 'sysgen_dut_to_register24_clr_x0',
21390 
              'to_register24_data_in' => 'sysgen_dut_to_register24_data_in_x0',
21391 
              'to_register24_dout' => 'from_register26_data_out',
21392 
              'to_register24_en' => 'sysgen_dut_to_register24_en_x0',
21393 
              'to_register25_ce' => 'sysgen_dut_to_register25_ce_x0',
21394 
              'to_register25_clk' => 'sysgen_dut_to_register25_clk_x0',
21395 
              'to_register25_clr' => 'sysgen_dut_to_register25_clr_x0',
21396 
              'to_register25_data_in' => 'sysgen_dut_to_register25_data_in_x0',
21397 
              'to_register25_dout' => 'from_register25_data_out',
21398 
              'to_register25_en' => 'sysgen_dut_to_register25_en_x0',
21399 
              'to_register26_ce' => 'sysgen_dut_to_register26_ce_x0',
21400 
              'to_register26_clk' => 'sysgen_dut_to_register26_clk_x0',
21401 
              'to_register26_clr' => 'sysgen_dut_to_register26_clr_x0',
21402 
              'to_register26_data_in' => 'sysgen_dut_to_register26_data_in_x0',
21403 
              'to_register26_dout' => 'from_register28_data_out',
21404 
              'to_register26_en' => 'sysgen_dut_to_register26_en_x0',
21405 
              'to_register27_ce' => 'sysgen_dut_to_register27_ce_x0',
21406 
              'to_register27_clk' => 'sysgen_dut_to_register27_clk_x0',
21407 
              'to_register27_clr' => 'sysgen_dut_to_register27_clr_x0',
21408 
              'to_register27_data_in' => 'sysgen_dut_to_register27_data_in_x0',
21409 
              'to_register27_dout' => 'from_register27_data_out',
21410 
              'to_register27_en' => 'sysgen_dut_to_register27_en_x0',
21411 
              'to_register2_ce' => 'sysgen_dut_to_register2_ce_x0',
21412 
              'to_register2_clk' => 'sysgen_dut_to_register2_clk_x0',
21413 
              'to_register2_clr' => 'sysgen_dut_to_register2_clr_x0',
21414 
              'to_register2_data_in' => 'sysgen_dut_to_register2_data_in_x0',
21415 
              'to_register2_dout' => 'from_register5_data_out',
21416 
              'to_register2_en' => 'sysgen_dut_to_register2_en_x0',
21417 
              'to_register3_ce' => 'sysgen_dut_to_register3_ce_x0',
21418 
              'to_register3_clk' => 'sysgen_dut_to_register3_clk_x0',
21419 
              'to_register3_clr' => 'sysgen_dut_to_register3_clr_x0',
21420 
              'to_register3_data_in' => 'sysgen_dut_to_register3_data_in_x0',
21421 
              'to_register3_dout' => 'from_register7_data_out',
21422 
              'to_register3_en' => 'sysgen_dut_to_register3_en_x0',
21423 
              'to_register4_ce' => 'sysgen_dut_to_register4_ce_x0',
21424 
              'to_register4_clk' => 'sysgen_dut_to_register4_clk_x0',
21425 
              'to_register4_clr' => 'sysgen_dut_to_register4_clr_x0',
21426 
              'to_register4_data_in' => 'sysgen_dut_to_register4_data_in_x0',
21427 
              'to_register4_dout' => 'from_register2_data_out',
21428 
              'to_register4_en' => 'sysgen_dut_to_register4_en_x0',
21429 
              'to_register5_ce' => 'sysgen_dut_to_register5_ce_x0',
21430 
              'to_register5_clk' => 'sysgen_dut_to_register5_clk_x0',
21431 
              'to_register5_clr' => 'sysgen_dut_to_register5_clr_x0',
21432 
              'to_register5_data_in' => 'sysgen_dut_to_register5_data_in_x0',
21433 
              'to_register5_dout' => 'from_register6_data_out',
21434 
              'to_register5_en' => 'sysgen_dut_to_register5_en_x0',
21435 
              'to_register6_ce' => 'sysgen_dut_to_register6_ce_x0',
21436 
              'to_register6_clk' => 'sysgen_dut_to_register6_clk_x0',
21437 
              'to_register6_clr' => 'sysgen_dut_to_register6_clr_x0',
21438 
              'to_register6_data_in' => 'sysgen_dut_to_register6_data_in_x0',
21439 
              'to_register6_dout' => 'from_register8_data_out',
21440 
              'to_register6_en' => 'sysgen_dut_to_register6_en_x0',
21441 
              'to_register7_ce' => 'sysgen_dut_to_register7_ce_x0',
21442 
              'to_register7_clk' => 'sysgen_dut_to_register7_clk_x0',
21443 
              'to_register7_clr' => 'sysgen_dut_to_register7_clr_x0',
21444 
              'to_register7_data_in' => 'sysgen_dut_to_register7_data_in_x0',
21445 
              'to_register7_dout' => 'from_register4_data_out',
21446 
              'to_register7_en' => 'sysgen_dut_to_register7_en_x0',
21447 
              'to_register8_ce' => 'sysgen_dut_to_register8_ce_x0',
21448 
              'to_register8_clk' => 'sysgen_dut_to_register8_clk_x0',
21449 
              'to_register8_clr' => 'sysgen_dut_to_register8_clr_x0',
21450 
              'to_register8_data_in' => 'sysgen_dut_to_register8_data_in_x0',
21451 
              'to_register8_dout' => 'from_register10_data_out',
21452 
              'to_register8_en' => 'sysgen_dut_to_register8_en_x0',
21453 
              'to_register9_ce' => 'sysgen_dut_to_register9_ce_x0',
21454 
              'to_register9_clk' => 'sysgen_dut_to_register9_clk_x0',
21455 
              'to_register9_clr' => 'sysgen_dut_to_register9_clr_x0',
21456 
              'to_register9_data_in' => 'sysgen_dut_to_register9_data_in_x0',
21457 
              'to_register9_dout' => 'from_register11_data_out',
21458 
              'to_register9_en' => 'sysgen_dut_to_register9_en_x0',
21459 
              'to_register_ce' => 'sysgen_dut_to_register_ce',
21460 
              'to_register_clk' => 'sysgen_dut_to_register_clk',
21461 
              'to_register_clr' => 'sysgen_dut_to_register_clr',
21462 
              'to_register_data_in' => 'sysgen_dut_to_register_data_in',
21463 
              'to_register_dout' => 'from_register3_data_out',
21464 
              'to_register_en' => 'sysgen_dut_to_register_en',
21465 
              'user_int_1o' => 'x_x83',
21466 
              'user_int_2o' => 'x_x84',
21467 
              'user_int_3o' => 'x_x85',
21468 
            },
21469 
            'entity' => {
21470 
              'attributes' => {
21471 
                'entityAlreadyNetlisted' => 1,
21472 
                'hdlArchAttributes' => [
21473 
                ],
21474 
                'hdlCompAttributes' => [
21475 
                  [
21476 
                    'syn_black_box',
21477 
                    'boolean',
21478 
                    'true',
21479 
                  ],
21480 
                  [
21481 
                    'box_type',
21482 
                    'string',
21483 
                    '"black_box"',
21484 
                  ],
21485 
                ],
21486 
                'hdlEntityAttributes' => [
21487 
                ],
21488 
                'isClkWrapper' => 1,
21489 
                'needsComponentDeclaration' => 1,
21490 
              },
21491 
              'connections' => {
21492 
                'bram_rd_addr' => 'bram_rd_addr_net',
21493 
                'bram_rd_dout' => 'bram_rd_dout_net',
21494 
                'bram_wr_addr' => 'bram_wr_addr_net',
21495 
                'bram_wr_din' => 'bram_wr_din_net',
21496 
                'bram_wr_en' => 'bram_wr_en_net',
21497 
                'clk' => 'clkNet',
21498 
                'fifo_rd_count' => 'fifo_rd_count_net',
21499 
                'fifo_rd_dout' => 'fifo_rd_dout_net',
21500 
                'fifo_rd_empty' => 'fifo_rd_empty_net',
21501 
                'fifo_rd_en' => 'fifo_rd_en_net',
21502 
                'fifo_rd_pempty' => 'fifo_rd_pempty_net',
21503 
                'fifo_rd_valid' => 'fifo_rd_valid_net',
21504 
                'fifo_wr_count' => 'fifo_wr_count_net',
21505 
                'fifo_wr_din' => 'fifo_wr_din_net',
21506 
                'fifo_wr_en' => 'fifo_wr_en_net',
21507 
                'fifo_wr_full' => 'fifo_wr_full_net',
21508 
                'fifo_wr_pfull' => 'fifo_wr_pfull_net',
21509 
                'from_register10_data_out' => 'data_out_net',
21510 
                'from_register11_data_out' => 'data_out_x0_net',
21511 
                'from_register12_data_out' => 'data_out_x1_net',
21512 
                'from_register13_data_out' => 'data_out_x2_net',
21513 
                'from_register14_data_out' => 'data_out_x3_net',
21514 
                'from_register15_data_out' => 'from_register15_data_out_net',
21515 
                'from_register16_data_out' => 'from_register16_data_out_net',
21516 
                'from_register17_data_out' => 'data_out_x6_net',
21517 
                'from_register18_data_out' => 'data_out_x7_net',
21518 
                'from_register19_data_out' => 'from_register19_data_out_net',
21519 
                'from_register1_data_out' => 'from_register1_data_out_net',
21520 
                'from_register20_data_out' => 'data_out_x8_net',
21521 
                'from_register21_data_out' => 'data_out_x9_net',
21522 
                'from_register22_data_out' => 'data_out_x10_net',
21523 
                'from_register23_data_out' => 'data_out_x11_net',
21524 
                'from_register24_data_out' => 'data_out_x12_net',
21525 
                'from_register25_data_out' => 'data_out_x13_net',
21526 
                'from_register26_data_out' => 'data_out_x14_net',
21527 
                'from_register27_data_out' => 'data_out_x15_net',
21528 
                'from_register28_data_out' => 'data_out_x16_net',
21529 
                'from_register29_data_out' => 'data_out_x17_net',
21530 
                'from_register2_data_out' => 'from_register2_data_out_net',
21531 
                'from_register30_data_out' => 'data_out_x19_net',
21532 
                'from_register31_data_out' => 'data_out_x20_net',
21533 
                'from_register32_data_out' => 'data_out_x21_net',
21534 
                'from_register33_data_out' => 'data_out_x22_net',
21535 
                'from_register3_data_out' => 'data_out_x18_net',
21536 
                'from_register4_data_out' => 'data_out_x23_net',
21537 
                'from_register5_data_out' => 'data_out_x24_net',
21538 
                'from_register6_data_out' => 'data_out_x25_net',
21539 
                'from_register7_data_out' => 'data_out_x26_net',
21540 
                'from_register8_data_out' => 'data_out_x27_net',
21541 
                'from_register9_data_out' => 'data_out_x28_net',
21542 
                'from_register_data_out' => 'from_register_data_out_net',
21543 
                'rst_i' => 'rst_i_net',
21544 
                'rst_o' => 'rst_o_net',
21545 
                'to_register10_ce' => 'ce_1_sg_x0',
21546 
                'to_register10_clk' => 'clk_1_sg_x0',
21547 
                'to_register10_clr' => [
21548 
                  'constant',
21549 
                  '\'0\'',
21550 
                ],
21551 
                'to_register10_data_in' => 'data_in_x1_net',
21552 
                'to_register10_dout' => 'to_register10_dout_net',
21553 
                'to_register10_en' => 'constant6_op_net_x2',
21554 
                'to_register11_ce' => 'ce_1_sg_x0',
21555 
                'to_register11_clk' => 'clk_1_sg_x0',
21556 
                'to_register11_clr' => [
21557 
                  'constant',
21558 
                  '\'0\'',
21559 
                ],
21560 
                'to_register11_data_in' => 'data_in_x2_net',
21561 
                'to_register11_dout' => 'to_register11_dout_net',
21562 
                'to_register11_en' => 'constant6_op_net_x3',
21563 
                'to_register12_ce' => 'ce_1_sg_x0',
21564 
                'to_register12_clk' => 'clk_1_sg_x0',
21565 
                'to_register12_clr' => [
21566 
                  'constant',
21567 
                  '\'0\'',
21568 
                ],
21569 
                'to_register12_data_in' => 'data_in_x3_net',
21570 
                'to_register12_dout' => 'to_register12_dout_net',
21571 
                'to_register12_en' => 'constant6_op_net_x4',
21572 
                'to_register13_ce' => 'ce_1_sg_x0',
21573 
                'to_register13_clk' => 'clk_1_sg_x0',
21574 
                'to_register13_clr' => [
21575 
                  'constant',
21576 
                  '\'0\'',
21577 
                ],
21578 
                'to_register13_data_in' => 'data_in_x4_net',
21579 
                'to_register13_dout' => 'to_register13_dout_net',
21580 
                'to_register13_en' => 'constant6_op_net_x5',
21581 
                'to_register14_ce' => 'ce_1_sg_x0',
21582 
                'to_register14_clk' => 'clk_1_sg_x0',
21583 
                'to_register14_clr' => [
21584 
                  'constant',
21585 
                  '\'0\'',
21586 
                ],
21587 
                'to_register14_data_in' => 'data_in_x5_net',
21588 
                'to_register14_dout' => 'to_register14_dout_net',
21589 
                'to_register14_en' => 'constant6_op_net_x6',
21590 
                'to_register15_ce' => 'ce_1_sg_x0',
21591 
                'to_register15_clk' => 'clk_1_sg_x0',
21592 
                'to_register15_clr' => [
21593 
                  'constant',
21594 
                  '\'0\'',
21595 
                ],
21596 
                'to_register15_data_in' => 'data_in_x6_net',
21597 
                'to_register15_dout' => 'to_register15_dout_net',
21598 
                'to_register15_en' => 'constant6_op_net_x7',
21599 
                'to_register16_ce' => 'ce_1_sg_x0',
21600 
                'to_register16_clk' => 'clk_1_sg_x0',
21601 
                'to_register16_clr' => [
21602 
                  'constant',
21603 
                  '\'0\'',
21604 
                ],
21605 
                'to_register16_data_in' => 'data_in_x7_net',
21606 
                'to_register16_dout' => 'to_register16_dout_net',
21607 
                'to_register16_en' => 'constant6_op_net_x8',
21608 
                'to_register17_ce' => 'ce_1_sg_x0',
21609 
                'to_register17_clk' => 'clk_1_sg_x0',
21610 
                'to_register17_clr' => [
21611 
                  'constant',
21612 
                  '\'0\'',
21613 
                ],
21614 
                'to_register17_data_in' => 'data_in_x8_net',
21615 
                'to_register17_dout' => 'to_register17_dout_net',
21616 
                'to_register17_en' => 'constant6_op_net_x9',
21617 
                'to_register18_ce' => 'ce_1_sg_x0',
21618 
                'to_register18_clk' => 'clk_1_sg_x0',
21619 
                'to_register18_clr' => [
21620 
                  'constant',
21621 
                  '\'0\'',
21622 
                ],
21623 
                'to_register18_data_in' => 'data_in_x9_net',
21624 
                'to_register18_dout' => 'to_register18_dout_net',
21625 
                'to_register18_en' => 'constant6_op_net_x10',
21626 
                'to_register19_ce' => 'ce_1_sg_x0',
21627 
                'to_register19_clk' => 'clk_1_sg_x0',
21628 
                'to_register19_clr' => [
21629 
                  'constant',
21630 
                  '\'0\'',
21631 
                ],
21632 
                'to_register19_data_in' => 'data_in_x10_net',
21633 
                'to_register19_dout' => 'to_register19_dout_net',
21634 
                'to_register19_en' => 'constant6_op_net_x11',
21635 
                'to_register1_ce' => 'ce_1_sg_x0',
21636 
                'to_register1_clk' => 'clk_1_sg_x0',
21637 
                'to_register1_clr' => [
21638 
                  'constant',
21639 
                  '\'0\'',
21640 
                ],
21641 
                'to_register1_data_in' => 'data_in_x0_net',
21642 
                'to_register1_dout' => 'to_register1_dout_net',
21643 
                'to_register1_en' => 'constant6_op_net_x1',
21644 
                'to_register20_ce' => 'ce_1_sg_x0',
21645 
                'to_register20_clk' => 'clk_1_sg_x0',
21646 
                'to_register20_clr' => [
21647 
                  'constant',
21648 
                  '\'0\'',
21649 
                ],
21650 
                'to_register20_data_in' => 'data_in_x12_net',
21651 
                'to_register20_dout' => 'to_register20_dout_net',
21652 
                'to_register20_en' => 'constant6_op_net_x13',
21653 
                'to_register21_ce' => 'ce_1_sg_x0',
21654 
                'to_register21_clk' => 'clk_1_sg_x0',
21655 
                'to_register21_clr' => [
21656 
                  'constant',
21657 
                  '\'0\'',
21658 
                ],
21659 
                'to_register21_data_in' => 'data_in_x13_net',
21660 
                'to_register21_dout' => 'to_register21_dout_net',
21661 
                'to_register21_en' => 'constant6_op_net_x14',
21662 
                'to_register22_ce' => 'ce_1_sg_x0',
21663 
                'to_register22_clk' => 'clk_1_sg_x0',
21664 
                'to_register22_clr' => [
21665 
                  'constant',
21666 
                  '\'0\'',
21667 
                ],
21668 
                'to_register22_data_in' => 'data_in_x14_net',
21669 
                'to_register22_dout' => 'to_register22_dout_net',
21670 
                'to_register22_en' => 'constant6_op_net_x15',
21671 
                'to_register23_ce' => 'ce_1_sg_x0',
21672 
                'to_register23_clk' => 'clk_1_sg_x0',
21673 
                'to_register23_clr' => [
21674 
                  'constant',
21675 
                  '\'0\'',
21676 
                ],
21677 
                'to_register23_data_in' => 'data_in_x15_net',
21678 
                'to_register23_dout' => 'to_register23_dout_net',
21679 
                'to_register23_en' => 'constant6_op_net_x16',
21680 
                'to_register24_ce' => 'ce_1_sg_x0',
21681 
                'to_register24_clk' => 'clk_1_sg_x0',
21682 
                'to_register24_clr' => [
21683 
                  'constant',
21684 
                  '\'0\'',
21685 
                ],
21686 
                'to_register24_data_in' => 'data_in_x16_net',
21687 
                'to_register24_dout' => 'to_register24_dout_net',
21688 
                'to_register24_en' => 'constant6_op_net_x17',
21689 
                'to_register25_ce' => 'ce_1_sg_x0',
21690 
                'to_register25_clk' => 'clk_1_sg_x0',
21691 
                'to_register25_clr' => [
21692 
                  'constant',
21693 
                  '\'0\'',
21694 
                ],
21695 
                'to_register25_data_in' => 'data_in_x17_net',
21696 
                'to_register25_dout' => 'to_register25_dout_net',
21697 
                'to_register25_en' => 'constant6_op_net_x18',
21698 
                'to_register26_ce' => 'ce_1_sg_x0',
21699 
                'to_register26_clk' => 'clk_1_sg_x0',
21700 
                'to_register26_clr' => [
21701 
                  'constant',
21702 
                  '\'0\'',
21703 
                ],
21704 
                'to_register26_data_in' => 'data_in_x18_net',
21705 
                'to_register26_dout' => 'to_register26_dout_net',
21706 
                'to_register26_en' => 'constant6_op_net_x19',
21707 
                'to_register27_ce' => 'ce_1_sg_x0',
21708 
                'to_register27_clk' => 'clk_1_sg_x0',
21709 
                'to_register27_clr' => [
21710 
                  'constant',
21711 
                  '\'0\'',
21712 
                ],
21713 
                'to_register27_data_in' => 'data_in_x19_net',
21714 
                'to_register27_dout' => 'to_register27_dout_net',
21715 
                'to_register27_en' => 'constant6_op_net_x20',
21716 
                'to_register2_ce' => 'ce_1_sg_x0',
21717 
                'to_register2_clk' => 'clk_1_sg_x0',
21718 
                'to_register2_clr' => [
21719 
                  'constant',
21720 
                  '\'0\'',
21721 
                ],
21722 
                'to_register2_data_in' => 'data_in_x11_net',
21723 
                'to_register2_dout' => 'to_register2_dout_net',
21724 
                'to_register2_en' => 'constant6_op_net_x12',
21725 
                'to_register3_ce' => 'ce_1_sg_x0',
21726 
                'to_register3_clk' => 'clk_1_sg_x0',
21727 
                'to_register3_clr' => [
21728 
                  'constant',
21729 
                  '\'0\'',
21730 
                ],
21731 
                'to_register3_data_in' => 'data_in_x20_net',
21732 
                'to_register3_dout' => 'to_register3_dout_net',
21733 
                'to_register3_en' => 'constant6_op_net_x21',
21734 
                'to_register4_ce' => 'ce_1_sg_x0',
21735 
                'to_register4_clk' => 'clk_1_sg_x0',
21736 
                'to_register4_clr' => [
21737 
                  'constant',
21738 
                  '\'0\'',
21739 
                ],
21740 
                'to_register4_data_in' => 'data_in_x21_net',
21741 
                'to_register4_dout' => 'to_register4_dout_net',
21742 
                'to_register4_en' => 'constant6_op_net_x22',
21743 
                'to_register5_ce' => 'ce_1_sg_x0',
21744 
                'to_register5_clk' => 'clk_1_sg_x0',
21745 
                'to_register5_clr' => [
21746 
                  'constant',
21747 
                  '\'0\'',
21748 
                ],
21749 
                'to_register5_data_in' => 'data_in_x22_net',
21750 
                'to_register5_dout' => 'to_register5_dout_net',
21751 
                'to_register5_en' => 'constant6_op_net_x23',
21752 
                'to_register6_ce' => 'ce_1_sg_x0',
21753 
                'to_register6_clk' => 'clk_1_sg_x0',
21754 
                'to_register6_clr' => [
21755 
                  'constant',
21756 
                  '\'0\'',
21757 
                ],
21758 
                'to_register6_data_in' => 'data_in_x23_net',
21759 
                'to_register6_dout' => 'to_register6_dout_net',
21760 
                'to_register6_en' => 'constant6_op_net_x24',
21761 
                'to_register7_ce' => 'ce_1_sg_x0',
21762 
                'to_register7_clk' => 'clk_1_sg_x0',
21763 
                'to_register7_clr' => [
21764 
                  'constant',
21765 
                  '\'0\'',
21766 
                ],
21767 
                'to_register7_data_in' => 'data_in_x24_net',
21768 
                'to_register7_dout' => 'to_register7_dout_net',
21769 
                'to_register7_en' => 'constant6_op_net_x25',
21770 
                'to_register8_ce' => 'ce_1_sg_x0',
21771 
                'to_register8_clk' => 'clk_1_sg_x0',
21772 
                'to_register8_clr' => [
21773 
                  'constant',
21774 
                  '\'0\'',
21775 
                ],
21776 
                'to_register8_data_in' => 'data_in_x25_net',
21777 
                'to_register8_dout' => 'to_register8_dout_net',
21778 
                'to_register8_en' => 'constant6_op_net_x26',
21779 
                'to_register9_ce' => 'ce_1_sg_x0',
21780 
                'to_register9_clk' => 'clk_1_sg_x0',
21781 
                'to_register9_clr' => [
21782 
                  'constant',
21783 
                  '\'0\'',
21784 
                ],
21785 
                'to_register9_data_in' => 'data_in_x26_net',
21786 
                'to_register9_dout' => 'to_register9_dout_net',
21787 
                'to_register9_en' => 'constant6_op_net_x27',
21788 
                'to_register_ce' => 'ce_1_sg_x0',
21789 
                'to_register_clk' => 'clk_1_sg_x0',
21790 
                'to_register_clr' => [
21791 
                  'constant',
21792 
                  '\'0\'',
21793 
                ],
21794 
                'to_register_data_in' => 'data_in_net',
21795 
                'to_register_dout' => 'to_register_dout_net',
21796 
                'to_register_en' => 'constant6_op_net_x0',
21797 
                'user_int_1o' => 'user_int_1o_net',
21798 
                'user_int_2o' => 'user_int_2o_net',
21799 
                'user_int_3o' => 'user_int_3o_net',
21800 
              },
21801 
              'entityName' => 'user_logic_cw',
21802 
              'nets' => {
21803 
                'bram_rd_addr_net' => {
21804 
                  'attributes' => {
21805 
                    'hdlNetAttributes' => [
21806 
                    ],
21807 
                  },
21808 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
21809 
                  'width' => 12,
21810 
                },
21811 
                'bram_rd_dout_net' => {
21812 
                  'attributes' => {
21813 
                    'hdlNetAttributes' => [
21814 
                    ],
21815 
                  },
21816 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
21817 
                  'width' => 64,
21818 
                },
21819 
                'bram_wr_addr_net' => {
21820 
                  'attributes' => {
21821 
                    'hdlNetAttributes' => [
21822 
                    ],
21823 
                  },
21824 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
21825 
                  'width' => 12,
21826 
                },
21827 
                'bram_wr_din_net' => {
21828 
                  'attributes' => {
21829 
                    'hdlNetAttributes' => [
21830 
                    ],
21831 
                  },
21832 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
21833 
                  'width' => 64,
21834 
                },
21835 
                'bram_wr_en_net' => {
21836 
                  'attributes' => {
21837 
                    'hdlNetAttributes' => [
21838 
                    ],
21839 
                  },
21840 
                  'hdlType' => 'std_logic_vector(7 downto 0)',
21841 
                  'width' => 8,
21842 
                },
21843 
                'ce_1_sg_x0' => {
21844 
                  'attributes' => {
21845 
                    'hdlNetAttributes' => [
21846 
                      [
21847 
                        'MAX_FANOUT',
21848 
                        'string',
21849 
                        '"REDUCE"',
21850 
                      ],
21851 
                    ],
21852 
                  },
21853 
                  'hdlType' => 'std_logic',
21854 
                  'width' => 1,
21855 
                },
21856 
                'clkNet' => {
21857 
                  'attributes' => {
21858 
                    'hdlNetAttributes' => [
21859 
                    ],
21860 
                  },
21861 
                  'hdlType' => 'std_logic',
21862 
                  'width' => 1,
21863 
                },
21864 
                'clk_1_sg_x0' => {
21865 
                  'attributes' => {
21866 
                    'hdlNetAttributes' => [
21867 
                    ],
21868 
                  },
21869 
                  'hdlType' => 'std_logic',
21870 
                  'width' => 1,
21871 
                },
21872 
                'constant6_op_net_x0' => {
21873 
                  'attributes' => {
21874 
                    'hdlNetAttributes' => [
21875 
                    ],
21876 
                  },
21877 
                  'hdlType' => 'std_logic',
21878 
                  'width' => 1,
21879 
                },
21880 
                'constant6_op_net_x1' => {
21881 
                  'attributes' => {
21882 
                    'hdlNetAttributes' => [
21883 
                    ],
21884 
                  },
21885 
                  'hdlType' => 'std_logic',
21886 
                  'width' => 1,
21887 
                },
21888 
                'constant6_op_net_x10' => {
21889 
                  'attributes' => {
21890 
                    'hdlNetAttributes' => [
21891 
                    ],
21892 
                  },
21893 
                  'hdlType' => 'std_logic',
21894 
                  'width' => 1,
21895 
                },
21896 
                'constant6_op_net_x11' => {
21897 
                  'attributes' => {
21898 
                    'hdlNetAttributes' => [
21899 
                    ],
21900 
                  },
21901 
                  'hdlType' => 'std_logic',
21902 
                  'width' => 1,
21903 
                },
21904 
                'constant6_op_net_x12' => {
21905 
                  'attributes' => {
21906 
                    'hdlNetAttributes' => [
21907 
                    ],
21908 
                  },
21909 
                  'hdlType' => 'std_logic',
21910 
                  'width' => 1,
21911 
                },
21912 
                'constant6_op_net_x13' => {
21913 
                  'attributes' => {
21914 
                    'hdlNetAttributes' => [
21915 
                    ],
21916 
                  },
21917 
                  'hdlType' => 'std_logic',
21918 
                  'width' => 1,
21919 
                },
21920 
                'constant6_op_net_x14' => {
21921 
                  'attributes' => {
21922 
                    'hdlNetAttributes' => [
21923 
                    ],
21924 
                  },
21925 
                  'hdlType' => 'std_logic',
21926 
                  'width' => 1,
21927 
                },
21928 
                'constant6_op_net_x15' => {
21929 
                  'attributes' => {
21930 
                    'hdlNetAttributes' => [
21931 
                    ],
21932 
                  },
21933 
                  'hdlType' => 'std_logic',
21934 
                  'width' => 1,
21935 
                },
21936 
                'constant6_op_net_x16' => {
21937 
                  'attributes' => {
21938 
                    'hdlNetAttributes' => [
21939 
                    ],
21940 
                  },
21941 
                  'hdlType' => 'std_logic',
21942 
                  'width' => 1,
21943 
                },
21944 
                'constant6_op_net_x17' => {
21945 
                  'attributes' => {
21946 
                    'hdlNetAttributes' => [
21947 
                    ],
21948 
                  },
21949 
                  'hdlType' => 'std_logic',
21950 
                  'width' => 1,
21951 
                },
21952 
                'constant6_op_net_x18' => {
21953 
                  'attributes' => {
21954 
                    'hdlNetAttributes' => [
21955 
                    ],
21956 
                  },
21957 
                  'hdlType' => 'std_logic',
21958 
                  'width' => 1,
21959 
                },
21960 
                'constant6_op_net_x19' => {
21961 
                  'attributes' => {
21962 
                    'hdlNetAttributes' => [
21963 
                    ],
21964 
                  },
21965 
                  'hdlType' => 'std_logic',
21966 
                  'width' => 1,
21967 
                },
21968 
                'constant6_op_net_x2' => {
21969 
                  'attributes' => {
21970 
                    'hdlNetAttributes' => [
21971 
                    ],
21972 
                  },
21973 
                  'hdlType' => 'std_logic',
21974 
                  'width' => 1,
21975 
                },
21976 
                'constant6_op_net_x20' => {
21977 
                  'attributes' => {
21978 
                    'hdlNetAttributes' => [
21979 
                    ],
21980 
                  },
21981 
                  'hdlType' => 'std_logic',
21982 
                  'width' => 1,
21983 
                },
21984 
                'constant6_op_net_x21' => {
21985 
                  'attributes' => {
21986 
                    'hdlNetAttributes' => [
21987 
                    ],
21988 
                  },
21989 
                  'hdlType' => 'std_logic',
21990 
                  'width' => 1,
21991 
                },
21992 
                'constant6_op_net_x22' => {
21993 
                  'attributes' => {
21994 
                    'hdlNetAttributes' => [
21995 
                    ],
21996 
                  },
21997 
                  'hdlType' => 'std_logic',
21998 
                  'width' => 1,
21999 
                },
22000 
                'constant6_op_net_x23' => {
22001 
                  'attributes' => {
22002 
                    'hdlNetAttributes' => [
22003 
                    ],
22004 
                  },
22005 
                  'hdlType' => 'std_logic',
22006 
                  'width' => 1,
22007 
                },
22008 
                'constant6_op_net_x24' => {
22009 
                  'attributes' => {
22010 
                    'hdlNetAttributes' => [
22011 
                    ],
22012 
                  },
22013 
                  'hdlType' => 'std_logic',
22014 
                  'width' => 1,
22015 
                },
22016 
                'constant6_op_net_x25' => {
22017 
                  'attributes' => {
22018 
                    'hdlNetAttributes' => [
22019 
                    ],
22020 
                  },
22021 
                  'hdlType' => 'std_logic',
22022 
                  'width' => 1,
22023 
                },
22024 
                'constant6_op_net_x26' => {
22025 
                  'attributes' => {
22026 
                    'hdlNetAttributes' => [
22027 
                    ],
22028 
                  },
22029 
                  'hdlType' => 'std_logic',
22030 
                  'width' => 1,
22031 
                },
22032 
                'constant6_op_net_x27' => {
22033 
                  'attributes' => {
22034 
                    'hdlNetAttributes' => [
22035 
                    ],
22036 
                  },
22037 
                  'hdlType' => 'std_logic',
22038 
                  'width' => 1,
22039 
                },
22040 
                'constant6_op_net_x3' => {
22041 
                  'attributes' => {
22042 
                    'hdlNetAttributes' => [
22043 
                    ],
22044 
                  },
22045 
                  'hdlType' => 'std_logic',
22046 
                  'width' => 1,
22047 
                },
22048 
                'constant6_op_net_x4' => {
22049 
                  'attributes' => {
22050 
                    'hdlNetAttributes' => [
22051 
                    ],
22052 
                  },
22053 
                  'hdlType' => 'std_logic',
22054 
                  'width' => 1,
22055 
                },
22056 
                'constant6_op_net_x5' => {
22057 
                  'attributes' => {
22058 
                    'hdlNetAttributes' => [
22059 
                    ],
22060 
                  },
22061 
                  'hdlType' => 'std_logic',
22062 
                  'width' => 1,
22063 
                },
22064 
                'constant6_op_net_x6' => {
22065 
                  'attributes' => {
22066 
                    'hdlNetAttributes' => [
22067 
                    ],
22068 
                  },
22069 
                  'hdlType' => 'std_logic',
22070 
                  'width' => 1,
22071 
                },
22072 
                'constant6_op_net_x7' => {
22073 
                  'attributes' => {
22074 
                    'hdlNetAttributes' => [
22075 
                    ],
22076 
                  },
22077 
                  'hdlType' => 'std_logic',
22078 
                  'width' => 1,
22079 
                },
22080 
                'constant6_op_net_x8' => {
22081 
                  'attributes' => {
22082 
                    'hdlNetAttributes' => [
22083 
                    ],
22084 
                  },
22085 
                  'hdlType' => 'std_logic',
22086 
                  'width' => 1,
22087 
                },
22088 
                'constant6_op_net_x9' => {
22089 
                  'attributes' => {
22090 
                    'hdlNetAttributes' => [
22091 
                    ],
22092 
                  },
22093 
                  'hdlType' => 'std_logic',
22094 
                  'width' => 1,
22095 
                },
22096 
                'data_in_net' => {
22097 
                  'attributes' => {
22098 
                    'hdlNetAttributes' => [
22099 
                    ],
22100 
                  },
22101 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22102 
                  'width' => 32,
22103 
                },
22104 
                'data_in_x0_net' => {
22105 
                  'attributes' => {
22106 
                    'hdlNetAttributes' => [
22107 
                    ],
22108 
                  },
22109 
                  'hdlType' => 'std_logic',
22110 
                  'width' => 1,
22111 
                },
22112 
                'data_in_x10_net' => {
22113 
                  'attributes' => {
22114 
                    'hdlNetAttributes' => [
22115 
                    ],
22116 
                  },
22117 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22118 
                  'width' => 32,
22119 
                },
22120 
                'data_in_x11_net' => {
22121 
                  'attributes' => {
22122 
                    'hdlNetAttributes' => [
22123 
                    ],
22124 
                  },
22125 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22126 
                  'width' => 32,
22127 
                },
22128 
                'data_in_x12_net' => {
22129 
                  'attributes' => {
22130 
                    'hdlNetAttributes' => [
22131 
                    ],
22132 
                  },
22133 
                  'hdlType' => 'std_logic',
22134 
                  'width' => 1,
22135 
                },
22136 
                'data_in_x13_net' => {
22137 
                  'attributes' => {
22138 
                    'hdlNetAttributes' => [
22139 
                    ],
22140 
                  },
22141 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22142 
                  'width' => 32,
22143 
                },
22144 
                'data_in_x14_net' => {
22145 
                  'attributes' => {
22146 
                    'hdlNetAttributes' => [
22147 
                    ],
22148 
                  },
22149 
                  'hdlType' => 'std_logic',
22150 
                  'width' => 1,
22151 
                },
22152 
                'data_in_x15_net' => {
22153 
                  'attributes' => {
22154 
                    'hdlNetAttributes' => [
22155 
                    ],
22156 
                  },
22157 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22158 
                  'width' => 32,
22159 
                },
22160 
                'data_in_x16_net' => {
22161 
                  'attributes' => {
22162 
                    'hdlNetAttributes' => [
22163 
                    ],
22164 
                  },
22165 
                  'hdlType' => 'std_logic',
22166 
                  'width' => 1,
22167 
                },
22168 
                'data_in_x17_net' => {
22169 
                  'attributes' => {
22170 
                    'hdlNetAttributes' => [
22171 
                    ],
22172 
                  },
22173 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22174 
                  'width' => 32,
22175 
                },
22176 
                'data_in_x18_net' => {
22177 
                  'attributes' => {
22178 
                    'hdlNetAttributes' => [
22179 
                    ],
22180 
                  },
22181 
                  'hdlType' => 'std_logic',
22182 
                  'width' => 1,
22183 
                },
22184 
                'data_in_x19_net' => {
22185 
                  'attributes' => {
22186 
                    'hdlNetAttributes' => [
22187 
                    ],
22188 
                  },
22189 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22190 
                  'width' => 32,
22191 
                },
22192 
                'data_in_x1_net' => {
22193 
                  'attributes' => {
22194 
                    'hdlNetAttributes' => [
22195 
                    ],
22196 
                  },
22197 
                  'hdlType' => 'std_logic',
22198 
                  'width' => 1,
22199 
                },
22200 
                'data_in_x20_net' => {
22201 
                  'attributes' => {
22202 
                    'hdlNetAttributes' => [
22203 
                    ],
22204 
                  },
22205 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22206 
                  'width' => 32,
22207 
                },
22208 
                'data_in_x21_net' => {
22209 
                  'attributes' => {
22210 
                    'hdlNetAttributes' => [
22211 
                    ],
22212 
                  },
22213 
                  'hdlType' => 'std_logic',
22214 
                  'width' => 1,
22215 
                },
22216 
                'data_in_x22_net' => {
22217 
                  'attributes' => {
22218 
                    'hdlNetAttributes' => [
22219 
                    ],
22220 
                  },
22221 
                  'hdlType' => 'std_logic',
22222 
                  'width' => 1,
22223 
                },
22224 
                'data_in_x23_net' => {
22225 
                  'attributes' => {
22226 
                    'hdlNetAttributes' => [
22227 
                    ],
22228 
                  },
22229 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22230 
                  'width' => 32,
22231 
                },
22232 
                'data_in_x24_net' => {
22233 
                  'attributes' => {
22234 
                    'hdlNetAttributes' => [
22235 
                    ],
22236 
                  },
22237 
                  'hdlType' => 'std_logic',
22238 
                  'width' => 1,
22239 
                },
22240 
                'data_in_x25_net' => {
22241 
                  'attributes' => {
22242 
                    'hdlNetAttributes' => [
22243 
                    ],
22244 
                  },
22245 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22246 
                  'width' => 32,
22247 
                },
22248 
                'data_in_x26_net' => {
22249 
                  'attributes' => {
22250 
                    'hdlNetAttributes' => [
22251 
                    ],
22252 
                  },
22253 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22254 
                  'width' => 32,
22255 
                },
22256 
                'data_in_x2_net' => {
22257 
                  'attributes' => {
22258 
                    'hdlNetAttributes' => [
22259 
                    ],
22260 
                  },
22261 
                  'hdlType' => 'std_logic',
22262 
                  'width' => 1,
22263 
                },
22264 
                'data_in_x3_net' => {
22265 
                  'attributes' => {
22266 
                    'hdlNetAttributes' => [
22267 
                    ],
22268 
                  },
22269 
                  'hdlType' => 'std_logic',
22270 
                  'width' => 1,
22271 
                },
22272 
                'data_in_x4_net' => {
22273 
                  'attributes' => {
22274 
                    'hdlNetAttributes' => [
22275 
                    ],
22276 
                  },
22277 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22278 
                  'width' => 32,
22279 
                },
22280 
                'data_in_x5_net' => {
22281 
                  'attributes' => {
22282 
                    'hdlNetAttributes' => [
22283 
                    ],
22284 
                  },
22285 
                  'hdlType' => 'std_logic',
22286 
                  'width' => 1,
22287 
                },
22288 
                'data_in_x6_net' => {
22289 
                  'attributes' => {
22290 
                    'hdlNetAttributes' => [
22291 
                    ],
22292 
                  },
22293 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22294 
                  'width' => 32,
22295 
                },
22296 
                'data_in_x7_net' => {
22297 
                  'attributes' => {
22298 
                    'hdlNetAttributes' => [
22299 
                    ],
22300 
                  },
22301 
                  'hdlType' => 'std_logic',
22302 
                  'width' => 1,
22303 
                },
22304 
                'data_in_x8_net' => {
22305 
                  'attributes' => {
22306 
                    'hdlNetAttributes' => [
22307 
                    ],
22308 
                  },
22309 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22310 
                  'width' => 32,
22311 
                },
22312 
                'data_in_x9_net' => {
22313 
                  'attributes' => {
22314 
                    'hdlNetAttributes' => [
22315 
                    ],
22316 
                  },
22317 
                  'hdlType' => 'std_logic',
22318 
                  'width' => 1,
22319 
                },
22320 
                'data_out_net' => {
22321 
                  'attributes' => {
22322 
                    'hdlNetAttributes' => [
22323 
                    ],
22324 
                  },
22325 
                  'hdlType' => 'std_logic',
22326 
                  'width' => 1,
22327 
                },
22328 
                'data_out_x0_net' => {
22329 
                  'attributes' => {
22330 
                    'hdlNetAttributes' => [
22331 
                    ],
22332 
                  },
22333 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22334 
                  'width' => 32,
22335 
                },
22336 
                'data_out_x10_net' => {
22337 
                  'attributes' => {
22338 
                    'hdlNetAttributes' => [
22339 
                    ],
22340 
                  },
22341 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22342 
                  'width' => 32,
22343 
                },
22344 
                'data_out_x11_net' => {
22345 
                  'attributes' => {
22346 
                    'hdlNetAttributes' => [
22347 
                    ],
22348 
                  },
22349 
                  'hdlType' => 'std_logic',
22350 
                  'width' => 1,
22351 
                },
22352 
                'data_out_x12_net' => {
22353 
                  'attributes' => {
22354 
                    'hdlNetAttributes' => [
22355 
                    ],
22356 
                  },
22357 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22358 
                  'width' => 32,
22359 
                },
22360 
                'data_out_x13_net' => {
22361 
                  'attributes' => {
22362 
                    'hdlNetAttributes' => [
22363 
                    ],
22364 
                  },
22365 
                  'hdlType' => 'std_logic',
22366 
                  'width' => 1,
22367 
                },
22368 
                'data_out_x14_net' => {
22369 
                  'attributes' => {
22370 
                    'hdlNetAttributes' => [
22371 
                    ],
22372 
                  },
22373 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22374 
                  'width' => 32,
22375 
                },
22376 
                'data_out_x15_net' => {
22377 
                  'attributes' => {
22378 
                    'hdlNetAttributes' => [
22379 
                    ],
22380 
                  },
22381 
                  'hdlType' => 'std_logic',
22382 
                  'width' => 1,
22383 
                },
22384 
                'data_out_x16_net' => {
22385 
                  'attributes' => {
22386 
                    'hdlNetAttributes' => [
22387 
                    ],
22388 
                  },
22389 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22390 
                  'width' => 32,
22391 
                },
22392 
                'data_out_x17_net' => {
22393 
                  'attributes' => {
22394 
                    'hdlNetAttributes' => [
22395 
                    ],
22396 
                  },
22397 
                  'hdlType' => 'std_logic',
22398 
                  'width' => 1,
22399 
                },
22400 
                'data_out_x18_net' => {
22401 
                  'attributes' => {
22402 
                    'hdlNetAttributes' => [
22403 
                    ],
22404 
                  },
22405 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22406 
                  'width' => 32,
22407 
                },
22408 
                'data_out_x19_net' => {
22409 
                  'attributes' => {
22410 
                    'hdlNetAttributes' => [
22411 
                    ],
22412 
                  },
22413 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22414 
                  'width' => 32,
22415 
                },
22416 
                'data_out_x1_net' => {
22417 
                  'attributes' => {
22418 
                    'hdlNetAttributes' => [
22419 
                    ],
22420 
                  },
22421 
                  'hdlType' => 'std_logic',
22422 
                  'width' => 1,
22423 
                },
22424 
                'data_out_x20_net' => {
22425 
                  'attributes' => {
22426 
                    'hdlNetAttributes' => [
22427 
                    ],
22428 
                  },
22429 
                  'hdlType' => 'std_logic',
22430 
                  'width' => 1,
22431 
                },
22432 
                'data_out_x21_net' => {
22433 
                  'attributes' => {
22434 
                    'hdlNetAttributes' => [
22435 
                    ],
22436 
                  },
22437 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22438 
                  'width' => 32,
22439 
                },
22440 
                'data_out_x22_net' => {
22441 
                  'attributes' => {
22442 
                    'hdlNetAttributes' => [
22443 
                    ],
22444 
                  },
22445 
                  'hdlType' => 'std_logic',
22446 
                  'width' => 1,
22447 
                },
22448 
                'data_out_x23_net' => {
22449 
                  'attributes' => {
22450 
                    'hdlNetAttributes' => [
22451 
                    ],
22452 
                  },
22453 
                  'hdlType' => 'std_logic',
22454 
                  'width' => 1,
22455 
                },
22456 
                'data_out_x24_net' => {
22457 
                  'attributes' => {
22458 
                    'hdlNetAttributes' => [
22459 
                    ],
22460 
                  },
22461 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22462 
                  'width' => 32,
22463 
                },
22464 
                'data_out_x25_net' => {
22465 
                  'attributes' => {
22466 
                    'hdlNetAttributes' => [
22467 
                    ],
22468 
                  },
22469 
                  'hdlType' => 'std_logic',
22470 
                  'width' => 1,
22471 
                },
22472 
                'data_out_x26_net' => {
22473 
                  'attributes' => {
22474 
                    'hdlNetAttributes' => [
22475 
                    ],
22476 
                  },
22477 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22478 
                  'width' => 32,
22479 
                },
22480 
                'data_out_x27_net' => {
22481 
                  'attributes' => {
22482 
                    'hdlNetAttributes' => [
22483 
                    ],
22484 
                  },
22485 
                  'hdlType' => 'std_logic',
22486 
                  'width' => 1,
22487 
                },
22488 
                'data_out_x28_net' => {
22489 
                  'attributes' => {
22490 
                    'hdlNetAttributes' => [
22491 
                    ],
22492 
                  },
22493 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22494 
                  'width' => 32,
22495 
                },
22496 
                'data_out_x2_net' => {
22497 
                  'attributes' => {
22498 
                    'hdlNetAttributes' => [
22499 
                    ],
22500 
                  },
22501 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22502 
                  'width' => 32,
22503 
                },
22504 
                'data_out_x3_net' => {
22505 
                  'attributes' => {
22506 
                    'hdlNetAttributes' => [
22507 
                    ],
22508 
                  },
22509 
                  'hdlType' => 'std_logic',
22510 
                  'width' => 1,
22511 
                },
22512 
                'data_out_x6_net' => {
22513 
                  'attributes' => {
22514 
                    'hdlNetAttributes' => [
22515 
                    ],
22516 
                  },
22517 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22518 
                  'width' => 32,
22519 
                },
22520 
                'data_out_x7_net' => {
22521 
                  'attributes' => {
22522 
                    'hdlNetAttributes' => [
22523 
                    ],
22524 
                  },
22525 
                  'hdlType' => 'std_logic',
22526 
                  'width' => 1,
22527 
                },
22528 
                'data_out_x8_net' => {
22529 
                  'attributes' => {
22530 
                    'hdlNetAttributes' => [
22531 
                    ],
22532 
                  },
22533 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22534 
                  'width' => 32,
22535 
                },
22536 
                'data_out_x9_net' => {
22537 
                  'attributes' => {
22538 
                    'hdlNetAttributes' => [
22539 
                    ],
22540 
                  },
22541 
                  'hdlType' => 'std_logic',
22542 
                  'width' => 1,
22543 
                },
22544 
                'fifo_rd_count_net' => {
22545 
                  'attributes' => {
22546 
                    'hdlNetAttributes' => [
22547 
                    ],
22548 
                  },
22549 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
22550 
                  'width' => 15,
22551 
                },
22552 
                'fifo_rd_dout_net' => {
22553 
                  'attributes' => {
22554 
                    'hdlNetAttributes' => [
22555 
                    ],
22556 
                  },
22557 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
22558 
                  'width' => 72,
22559 
                },
22560 
                'fifo_rd_empty_net' => {
22561 
                  'attributes' => {
22562 
                    'hdlNetAttributes' => [
22563 
                    ],
22564 
                  },
22565 
                  'hdlType' => 'std_logic',
22566 
                  'width' => 1,
22567 
                },
22568 
                'fifo_rd_en_net' => {
22569 
                  'attributes' => {
22570 
                    'hdlNetAttributes' => [
22571 
                    ],
22572 
                  },
22573 
                  'hdlType' => 'std_logic',
22574 
                  'width' => 1,
22575 
                },
22576 
                'fifo_rd_pempty_net' => {
22577 
                  'attributes' => {
22578 
                    'hdlNetAttributes' => [
22579 
                    ],
22580 
                  },
22581 
                  'hdlType' => 'std_logic',
22582 
                  'width' => 1,
22583 
                },
22584 
                'fifo_rd_valid_net' => {
22585 
                  'attributes' => {
22586 
                    'hdlNetAttributes' => [
22587 
                    ],
22588 
                  },
22589 
                  'hdlType' => 'std_logic',
22590 
                  'width' => 1,
22591 
                },
22592 
                'fifo_wr_count_net' => {
22593 
                  'attributes' => {
22594 
                    'hdlNetAttributes' => [
22595 
                    ],
22596 
                  },
22597 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
22598 
                  'width' => 15,
22599 
                },
22600 
                'fifo_wr_din_net' => {
22601 
                  'attributes' => {
22602 
                    'hdlNetAttributes' => [
22603 
                    ],
22604 
                  },
22605 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
22606 
                  'width' => 72,
22607 
                },
22608 
                'fifo_wr_en_net' => {
22609 
                  'attributes' => {
22610 
                    'hdlNetAttributes' => [
22611 
                    ],
22612 
                  },
22613 
                  'hdlType' => 'std_logic',
22614 
                  'width' => 1,
22615 
                },
22616 
                'fifo_wr_full_net' => {
22617 
                  'attributes' => {
22618 
                    'hdlNetAttributes' => [
22619 
                    ],
22620 
                  },
22621 
                  'hdlType' => 'std_logic',
22622 
                  'width' => 1,
22623 
                },
22624 
                'fifo_wr_pfull_net' => {
22625 
                  'attributes' => {
22626 
                    'hdlNetAttributes' => [
22627 
                    ],
22628 
                  },
22629 
                  'hdlType' => 'std_logic',
22630 
                  'width' => 1,
22631 
                },
22632 
                'from_register15_data_out_net' => {
22633 
                  'attributes' => {
22634 
                    'hdlNetAttributes' => [
22635 
                    ],
22636 
                  },
22637 
                  'hdlType' => 'std_logic',
22638 
                  'width' => 1,
22639 
                },
22640 
                'from_register16_data_out_net' => {
22641 
                  'attributes' => {
22642 
                    'hdlNetAttributes' => [
22643 
                    ],
22644 
                  },
22645 
                  'hdlType' => 'std_logic',
22646 
                  'width' => 1,
22647 
                },
22648 
                'from_register19_data_out_net' => {
22649 
                  'attributes' => {
22650 
                    'hdlNetAttributes' => [
22651 
                    ],
22652 
                  },
22653 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22654 
                  'width' => 32,
22655 
                },
22656 
                'from_register1_data_out_net' => {
22657 
                  'attributes' => {
22658 
                    'hdlNetAttributes' => [
22659 
                    ],
22660 
                  },
22661 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22662 
                  'width' => 32,
22663 
                },
22664 
                'from_register2_data_out_net' => {
22665 
                  'attributes' => {
22666 
                    'hdlNetAttributes' => [
22667 
                    ],
22668 
                  },
22669 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22670 
                  'width' => 32,
22671 
                },
22672 
                'from_register_data_out_net' => {
22673 
                  'attributes' => {
22674 
                    'hdlNetAttributes' => [
22675 
                    ],
22676 
                  },
22677 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22678 
                  'width' => 32,
22679 
                },
22680 
                'persistentdff_inst_q' => {
22681 
                  'attributes' => {
22682 
                    'hdlNetAttributes' => [
22683 
                      [
22684 
                        'syn_keep',
22685 
                        'boolean',
22686 
                        'true',
22687 
                      ],
22688 
                      [
22689 
                        'keep',
22690 
                        'boolean',
22691 
                        'true',
22692 
                      ],
22693 
                      [
22694 
                        'preserve_signal',
22695 
                        'boolean',
22696 
                        'true',
22697 
                      ],
22698 
                    ],
22699 
                  },
22700 
                  'hdlType' => 'std_logic',
22701 
                  'width' => 1,
22702 
                },
22703 
                'rst_i_net' => {
22704 
                  'attributes' => {
22705 
                    'hdlNetAttributes' => [
22706 
                    ],
22707 
                  },
22708 
                  'hdlType' => 'std_logic',
22709 
                  'width' => 1,
22710 
                },
22711 
                'rst_o_net' => {
22712 
                  'attributes' => {
22713 
                    'hdlNetAttributes' => [
22714 
                    ],
22715 
                  },
22716 
                  'hdlType' => 'std_logic',
22717 
                  'width' => 1,
22718 
                },
22719 
                'to_register10_dout_net' => {
22720 
                  'attributes' => {
22721 
                    'hdlNetAttributes' => [
22722 
                    ],
22723 
                  },
22724 
                  'hdlType' => 'std_logic',
22725 
                  'width' => 1,
22726 
                },
22727 
                'to_register11_dout_net' => {
22728 
                  'attributes' => {
22729 
                    'hdlNetAttributes' => [
22730 
                    ],
22731 
                  },
22732 
                  'hdlType' => 'std_logic',
22733 
                  'width' => 1,
22734 
                },
22735 
                'to_register12_dout_net' => {
22736 
                  'attributes' => {
22737 
                    'hdlNetAttributes' => [
22738 
                    ],
22739 
                  },
22740 
                  'hdlType' => 'std_logic',
22741 
                  'width' => 1,
22742 
                },
22743 
                'to_register13_dout_net' => {
22744 
                  'attributes' => {
22745 
                    'hdlNetAttributes' => [
22746 
                    ],
22747 
                  },
22748 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22749 
                  'width' => 32,
22750 
                },
22751 
                'to_register14_dout_net' => {
22752 
                  'attributes' => {
22753 
                    'hdlNetAttributes' => [
22754 
                    ],
22755 
                  },
22756 
                  'hdlType' => 'std_logic',
22757 
                  'width' => 1,
22758 
                },
22759 
                'to_register15_dout_net' => {
22760 
                  'attributes' => {
22761 
                    'hdlNetAttributes' => [
22762 
                    ],
22763 
                  },
22764 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22765 
                  'width' => 32,
22766 
                },
22767 
                'to_register16_dout_net' => {
22768 
                  'attributes' => {
22769 
                    'hdlNetAttributes' => [
22770 
                    ],
22771 
                  },
22772 
                  'hdlType' => 'std_logic',
22773 
                  'width' => 1,
22774 
                },
22775 
                'to_register17_dout_net' => {
22776 
                  'attributes' => {
22777 
                    'hdlNetAttributes' => [
22778 
                    ],
22779 
                  },
22780 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22781 
                  'width' => 32,
22782 
                },
22783 
                'to_register18_dout_net' => {
22784 
                  'attributes' => {
22785 
                    'hdlNetAttributes' => [
22786 
                    ],
22787 
                  },
22788 
                  'hdlType' => 'std_logic',
22789 
                  'width' => 1,
22790 
                },
22791 
                'to_register19_dout_net' => {
22792 
                  'attributes' => {
22793 
                    'hdlNetAttributes' => [
22794 
                    ],
22795 
                  },
22796 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22797 
                  'width' => 32,
22798 
                },
22799 
                'to_register1_dout_net' => {
22800 
                  'attributes' => {
22801 
                    'hdlNetAttributes' => [
22802 
                    ],
22803 
                  },
22804 
                  'hdlType' => 'std_logic',
22805 
                  'width' => 1,
22806 
                },
22807 
                'to_register20_dout_net' => {
22808 
                  'attributes' => {
22809 
                    'hdlNetAttributes' => [
22810 
                    ],
22811 
                  },
22812 
                  'hdlType' => 'std_logic',
22813 
                  'width' => 1,
22814 
                },
22815 
                'to_register21_dout_net' => {
22816 
                  'attributes' => {
22817 
                    'hdlNetAttributes' => [
22818 
                    ],
22819 
                  },
22820 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22821 
                  'width' => 32,
22822 
                },
22823 
                'to_register22_dout_net' => {
22824 
                  'attributes' => {
22825 
                    'hdlNetAttributes' => [
22826 
                    ],
22827 
                  },
22828 
                  'hdlType' => 'std_logic',
22829 
                  'width' => 1,
22830 
                },
22831 
                'to_register23_dout_net' => {
22832 
                  'attributes' => {
22833 
                    'hdlNetAttributes' => [
22834 
                    ],
22835 
                  },
22836 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22837 
                  'width' => 32,
22838 
                },
22839 
                'to_register24_dout_net' => {
22840 
                  'attributes' => {
22841 
                    'hdlNetAttributes' => [
22842 
                    ],
22843 
                  },
22844 
                  'hdlType' => 'std_logic',
22845 
                  'width' => 1,
22846 
                },
22847 
                'to_register25_dout_net' => {
22848 
                  'attributes' => {
22849 
                    'hdlNetAttributes' => [
22850 
                    ],
22851 
                  },
22852 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22853 
                  'width' => 32,
22854 
                },
22855 
                'to_register26_dout_net' => {
22856 
                  'attributes' => {
22857 
                    'hdlNetAttributes' => [
22858 
                    ],
22859 
                  },
22860 
                  'hdlType' => 'std_logic',
22861 
                  'width' => 1,
22862 
                },
22863 
                'to_register27_dout_net' => {
22864 
                  'attributes' => {
22865 
                    'hdlNetAttributes' => [
22866 
                    ],
22867 
                  },
22868 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22869 
                  'width' => 32,
22870 
                },
22871 
                'to_register2_dout_net' => {
22872 
                  'attributes' => {
22873 
                    'hdlNetAttributes' => [
22874 
                    ],
22875 
                  },
22876 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22877 
                  'width' => 32,
22878 
                },
22879 
                'to_register3_dout_net' => {
22880 
                  'attributes' => {
22881 
                    'hdlNetAttributes' => [
22882 
                    ],
22883 
                  },
22884 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22885 
                  'width' => 32,
22886 
                },
22887 
                'to_register4_dout_net' => {
22888 
                  'attributes' => {
22889 
                    'hdlNetAttributes' => [
22890 
                    ],
22891 
                  },
22892 
                  'hdlType' => 'std_logic',
22893 
                  'width' => 1,
22894 
                },
22895 
                'to_register5_dout_net' => {
22896 
                  'attributes' => {
22897 
                    'hdlNetAttributes' => [
22898 
                    ],
22899 
                  },
22900 
                  'hdlType' => 'std_logic',
22901 
                  'width' => 1,
22902 
                },
22903 
                'to_register6_dout_net' => {
22904 
                  'attributes' => {
22905 
                    'hdlNetAttributes' => [
22906 
                    ],
22907 
                  },
22908 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22909 
                  'width' => 32,
22910 
                },
22911 
                'to_register7_dout_net' => {
22912 
                  'attributes' => {
22913 
                    'hdlNetAttributes' => [
22914 
                    ],
22915 
                  },
22916 
                  'hdlType' => 'std_logic',
22917 
                  'width' => 1,
22918 
                },
22919 
                'to_register8_dout_net' => {
22920 
                  'attributes' => {
22921 
                    'hdlNetAttributes' => [
22922 
                    ],
22923 
                  },
22924 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22925 
                  'width' => 32,
22926 
                },
22927 
                'to_register9_dout_net' => {
22928 
                  'attributes' => {
22929 
                    'hdlNetAttributes' => [
22930 
                    ],
22931 
                  },
22932 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22933 
                  'width' => 32,
22934 
                },
22935 
                'to_register_dout_net' => {
22936 
                  'attributes' => {
22937 
                    'hdlNetAttributes' => [
22938 
                    ],
22939 
                  },
22940 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
22941 
                  'width' => 32,
22942 
                },
22943 
                'user_int_1o_net' => {
22944 
                  'attributes' => {
22945 
                    'hdlNetAttributes' => [
22946 
                    ],
22947 
                  },
22948 
                  'hdlType' => 'std_logic',
22949 
                  'width' => 1,
22950 
                },
22951 
                'user_int_2o_net' => {
22952 
                  'attributes' => {
22953 
                    'hdlNetAttributes' => [
22954 
                    ],
22955 
                  },
22956 
                  'hdlType' => 'std_logic',
22957 
                  'width' => 1,
22958 
                },
22959 
                'user_int_3o_net' => {
22960 
                  'attributes' => {
22961 
                    'hdlNetAttributes' => [
22962 
                    ],
22963 
                  },
22964 
                  'hdlType' => 'std_logic',
22965 
                  'width' => 1,
22966 
                },
22967 
              },
22968 
              'ports' => {
22969 
                'bram_rd_addr' => {
22970 
                  'attributes' => {
22971 
                    'bin_pt' => 0,
22972 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
22973 
                    'is_floating_block' => 1,
22974 
                    'is_gateway_port' => 1,
22975 
                    'must_be_hdl_vector' => 1,
22976 
                    'period' => 1,
22977 
                    'port_id' => 0,
22978 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr/BRAM_rd_addr',
22979 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_addr',
22980 
                    'timingConstraint' => 'none',
22981 
                    'type' => 'UFix_12_0',
22982 
                  },
22983 
                  'direction' => 'out',
22984 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
22985 
                  'width' => 12,
22986 
                },
22987 
                'bram_rd_dout' => {
22988 
                  'attributes' => {
22989 
                    'bin_pt' => 0,
22990 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
22991 
                    'is_floating_block' => 1,
22992 
                    'is_gateway_port' => 1,
22993 
                    'must_be_hdl_vector' => 1,
22994 
                    'period' => 1,
22995 
                    'port_id' => 0,
22996 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout/BRAM_rd_dout',
22997 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_rd_dout',
22998 
                    'timingConstraint' => 'none',
22999 
                    'type' => 'UFix_64_0',
23000 
                  },
23001 
                  'direction' => 'in',
23002 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
23003 
                  'width' => 64,
23004 
                },
23005 
                'bram_wr_addr' => {
23006 
                  'attributes' => {
23007 
                    'bin_pt' => 0,
23008 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
23009 
                    'is_floating_block' => 1,
23010 
                    'is_gateway_port' => 1,
23011 
                    'must_be_hdl_vector' => 1,
23012 
                    'period' => 1,
23013 
                    'port_id' => 0,
23014 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr/BRAM_wr_addr',
23015 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_addr',
23016 
                    'timingConstraint' => 'none',
23017 
                    'type' => 'UFix_12_0',
23018 
                  },
23019 
                  'direction' => 'out',
23020 
                  'hdlType' => 'std_logic_vector(11 downto 0)',
23021 
                  'width' => 12,
23022 
                },
23023 
                'bram_wr_din' => {
23024 
                  'attributes' => {
23025 
                    'bin_pt' => 0,
23026 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
23027 
                    'is_floating_block' => 1,
23028 
                    'is_gateway_port' => 1,
23029 
                    'must_be_hdl_vector' => 1,
23030 
                    'period' => 1,
23031 
                    'port_id' => 0,
23032 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din/BRAM_wr_din',
23033 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_din',
23034 
                    'timingConstraint' => 'none',
23035 
                    'type' => 'UFix_64_0',
23036 
                  },
23037 
                  'direction' => 'out',
23038 
                  'hdlType' => 'std_logic_vector(63 downto 0)',
23039 
                  'width' => 64,
23040 
                },
23041 
                'bram_wr_en' => {
23042 
                  'attributes' => {
23043 
                    'bin_pt' => 0,
23044 
                    'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
23045 
                    'is_floating_block' => 1,
23046 
                    'is_gateway_port' => 1,
23047 
                    'must_be_hdl_vector' => 1,
23048 
                    'period' => 1,
23049 
                    'port_id' => 0,
23050 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en/BRAM_wr_en',
23051 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/BRAM_wr_en',
23052 
                    'timingConstraint' => 'none',
23053 
                    'type' => 'UFix_8_0',
23054 
                  },
23055 
                  'direction' => 'out',
23056 
                  'hdlType' => 'std_logic_vector(7 downto 0)',
23057 
                  'width' => 8,
23058 
                },
23059 
                'ce' => {
23060 
                  'attributes' => {
23061 
                    'defaultHdlValue' => '\'1\'',
23062 
                    'domain' => 'default',
23063 
                    'group' => 6,
23064 
                    'isCe' => 1,
23065 
                    'period' => 1,
23066 
                  },
23067 
                  'direction' => 'in',
23068 
                  'hdlType' => 'std_logic',
23069 
                  'width' => 1,
23070 
                },
23071 
                'clk' => {
23072 
                  'attributes' => {
23073 
                    'domain' => 'default',
23074 
                    'group' => 6,
23075 
                    'isClk' => 1,
23076 
                    'period' => 1,
23077 
                    'type' => 'logic',
23078 
                  },
23079 
                  'direction' => 'in',
23080 
                  'hdlType' => 'std_logic',
23081 
                  'width' => 1,
23082 
                },
23083 
                'fifo_rd_count' => {
23084 
                  'attributes' => {
23085 
                    'bin_pt' => 0,
23086 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
23087 
                    'is_floating_block' => 1,
23088 
                    'is_gateway_port' => 1,
23089 
                    'must_be_hdl_vector' => 1,
23090 
                    'period' => 1,
23091 
                    'port_id' => 0,
23092 
                    'simulinkName' => 'fifo_rd_count',
23093 
                    'source_block' => '',
23094 
                    'timingConstraint' => 'none',
23095 
                    'type' => 'UFix_15_0',
23096 
                  },
23097 
                  'direction' => 'in',
23098 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
23099 
                  'width' => 15,
23100 
                },
23101 
                'fifo_rd_dout' => {
23102 
                  'attributes' => {
23103 
                    'bin_pt' => 0,
23104 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
23105 
                    'is_floating_block' => 1,
23106 
                    'is_gateway_port' => 1,
23107 
                    'must_be_hdl_vector' => 1,
23108 
                    'period' => 1,
23109 
                    'port_id' => 0,
23110 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout/FIFO_rd_dout',
23111 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_dout',
23112 
                    'timingConstraint' => 'none',
23113 
                    'type' => 'UFix_72_0',
23114 
                  },
23115 
                  'direction' => 'in',
23116 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
23117 
                  'width' => 72,
23118 
                },
23119 
                'fifo_rd_empty' => {
23120 
                  'attributes' => {
23121 
                    'bin_pt' => 0,
23122 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
23123 
                    'is_floating_block' => 1,
23124 
                    'is_gateway_port' => 1,
23125 
                    'must_be_hdl_vector' => 1,
23126 
                    'period' => 1,
23127 
                    'port_id' => 0,
23128 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty/FIFO_rd_empty',
23129 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_empty',
23130 
                    'timingConstraint' => 'none',
23131 
                    'type' => 'Bool',
23132 
                  },
23133 
                  'direction' => 'in',
23134 
                  'hdlType' => 'std_logic',
23135 
                  'width' => 1,
23136 
                },
23137 
                'fifo_rd_en' => {
23138 
                  'attributes' => {
23139 
                    'bin_pt' => 0,
23140 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
23141 
                    'is_floating_block' => 1,
23142 
                    'is_gateway_port' => 1,
23143 
                    'must_be_hdl_vector' => 1,
23144 
                    'period' => 1,
23145 
                    'port_id' => 0,
23146 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en/FIFO_rd_en',
23147 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_en',
23148 
                    'timingConstraint' => 'none',
23149 
                    'type' => 'Bool',
23150 
                  },
23151 
                  'direction' => 'out',
23152 
                  'hdlType' => 'std_logic',
23153 
                  'width' => 1,
23154 
                },
23155 
                'fifo_rd_pempty' => {
23156 
                  'attributes' => {
23157 
                    'bin_pt' => 0,
23158 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
23159 
                    'is_floating_block' => 1,
23160 
                    'is_gateway_port' => 1,
23161 
                    'must_be_hdl_vector' => 1,
23162 
                    'period' => 1,
23163 
                    'port_id' => 0,
23164 
                    'simulinkName' => 'fifo_rd_pempty',
23165 
                    'source_block' => '',
23166 
                    'timingConstraint' => 'none',
23167 
                    'type' => 'Bool',
23168 
                  },
23169 
                  'direction' => 'in',
23170 
                  'hdlType' => 'std_logic',
23171 
                  'width' => 1,
23172 
                },
23173 
                'fifo_rd_valid' => {
23174 
                  'attributes' => {
23175 
                    'bin_pt' => 0,
23176 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
23177 
                    'is_floating_block' => 1,
23178 
                    'is_gateway_port' => 1,
23179 
                    'must_be_hdl_vector' => 1,
23180 
                    'period' => 1,
23181 
                    'port_id' => 0,
23182 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid/FIFO_rd_valid',
23183 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_rd_valid',
23184 
                    'timingConstraint' => 'none',
23185 
                    'type' => 'Bool',
23186 
                  },
23187 
                  'direction' => 'in',
23188 
                  'hdlType' => 'std_logic',
23189 
                  'width' => 1,
23190 
                },
23191 
                'fifo_wr_count' => {
23192 
                  'attributes' => {
23193 
                    'bin_pt' => 0,
23194 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
23195 
                    'is_floating_block' => 1,
23196 
                    'is_gateway_port' => 1,
23197 
                    'must_be_hdl_vector' => 1,
23198 
                    'period' => 1,
23199 
                    'port_id' => 0,
23200 
                    'simulinkName' => 'fifo_wr_count',
23201 
                    'source_block' => '',
23202 
                    'timingConstraint' => 'none',
23203 
                    'type' => 'UFix_15_0',
23204 
                  },
23205 
                  'direction' => 'in',
23206 
                  'hdlType' => 'std_logic_vector(14 downto 0)',
23207 
                  'width' => 15,
23208 
                },
23209 
                'fifo_wr_din' => {
23210 
                  'attributes' => {
23211 
                    'bin_pt' => 0,
23212 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
23213 
                    'is_floating_block' => 1,
23214 
                    'is_gateway_port' => 1,
23215 
                    'must_be_hdl_vector' => 1,
23216 
                    'period' => 1,
23217 
                    'port_id' => 0,
23218 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din/FIFO_wr_din',
23219 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_din',
23220 
                    'timingConstraint' => 'none',
23221 
                    'type' => 'UFix_72_0',
23222 
                  },
23223 
                  'direction' => 'out',
23224 
                  'hdlType' => 'std_logic_vector(71 downto 0)',
23225 
                  'width' => 72,
23226 
                },
23227 
                'fifo_wr_en' => {
23228 
                  'attributes' => {
23229 
                    'bin_pt' => 0,
23230 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
23231 
                    'is_floating_block' => 1,
23232 
                    'is_gateway_port' => 1,
23233 
                    'must_be_hdl_vector' => 1,
23234 
                    'period' => 1,
23235 
                    'port_id' => 0,
23236 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en/FIFO_wr_en',
23237 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/FIFO_wr_en',
23238 
                    'timingConstraint' => 'none',
23239 
                    'type' => 'Bool',
23240 
                  },
23241 
                  'direction' => 'out',
23242 
                  'hdlType' => 'std_logic',
23243 
                  'width' => 1,
23244 
                },
23245 
                'fifo_wr_full' => {
23246 
                  'attributes' => {
23247 
                    'bin_pt' => 0,
23248 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
23249 
                    'is_floating_block' => 1,
23250 
                    'is_gateway_port' => 1,
23251 
                    'must_be_hdl_vector' => 1,
23252 
                    'period' => 1,
23253 
                    'port_id' => 0,
23254 
                    'simulinkName' => 'fifo_wr_full',
23255 
                    'source_block' => '',
23256 
                    'timingConstraint' => 'none',
23257 
                    'type' => 'Bool',
23258 
                  },
23259 
                  'direction' => 'in',
23260 
                  'hdlType' => 'std_logic',
23261 
                  'width' => 1,
23262 
                },
23263 
                'fifo_wr_pfull' => {
23264 
                  'attributes' => {
23265 
                    'bin_pt' => 0,
23266 
                    'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
23267 
                    'is_floating_block' => 1,
23268 
                    'is_gateway_port' => 1,
23269 
                    'must_be_hdl_vector' => 1,
23270 
                    'period' => 1,
23271 
                    'port_id' => 0,
23272 
                    'simulinkName' => 'fifo_wr_pfull',
23273 
                    'source_block' => '',
23274 
                    'timingConstraint' => 'none',
23275 
                    'type' => 'Bool',
23276 
                  },
23277 
                  'direction' => 'in',
23278 
                  'hdlType' => 'std_logic',
23279 
                  'width' => 1,
23280 
                },
23281 
                'from_register10_data_out' => {
23282 
                  'attributes' => {
23283 
                    'bin_pt' => 0,
23284 
                    'is_floating_block' => 1,
23285 
                    'must_be_hdl_vector' => 1,
23286 
                    'period' => 1,
23287 
                    'port_id' => 0,
23288 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register10/data_out',
23289 
                    'type' => 'UFix_1_0',
23290 
                  },
23291 
                  'direction' => 'in',
23292 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23293 
                  'width' => 1,
23294 
                },
23295 
                'from_register11_data_out' => {
23296 
                  'attributes' => {
23297 
                    'bin_pt' => 0,
23298 
                    'is_floating_block' => 1,
23299 
                    'must_be_hdl_vector' => 1,
23300 
                    'period' => 1,
23301 
                    'port_id' => 0,
23302 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register11/data_out',
23303 
                    'type' => 'UFix_32_0',
23304 
                  },
23305 
                  'direction' => 'in',
23306 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23307 
                  'width' => 32,
23308 
                },
23309 
                'from_register12_data_out' => {
23310 
                  'attributes' => {
23311 
                    'bin_pt' => 0,
23312 
                    'is_floating_block' => 1,
23313 
                    'must_be_hdl_vector' => 1,
23314 
                    'period' => 1,
23315 
                    'port_id' => 0,
23316 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register12/data_out',
23317 
                    'type' => 'UFix_1_0',
23318 
                  },
23319 
                  'direction' => 'in',
23320 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23321 
                  'width' => 1,
23322 
                },
23323 
                'from_register13_data_out' => {
23324 
                  'attributes' => {
23325 
                    'bin_pt' => 0,
23326 
                    'is_floating_block' => 1,
23327 
                    'must_be_hdl_vector' => 1,
23328 
                    'period' => 1,
23329 
                    'port_id' => 0,
23330 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register13/data_out',
23331 
                    'type' => 'UFix_32_0',
23332 
                  },
23333 
                  'direction' => 'in',
23334 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23335 
                  'width' => 32,
23336 
                },
23337 
                'from_register14_data_out' => {
23338 
                  'attributes' => {
23339 
                    'bin_pt' => 0,
23340 
                    'is_floating_block' => 1,
23341 
                    'must_be_hdl_vector' => 1,
23342 
                    'period' => 1,
23343 
                    'port_id' => 0,
23344 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register14/data_out',
23345 
                    'type' => 'UFix_1_0',
23346 
                  },
23347 
                  'direction' => 'in',
23348 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23349 
                  'width' => 1,
23350 
                },
23351 
                'from_register15_data_out' => {
23352 
                  'attributes' => {
23353 
                    'bin_pt' => 0,
23354 
                    'is_floating_block' => 1,
23355 
                    'must_be_hdl_vector' => 1,
23356 
                    'period' => 1,
23357 
                    'port_id' => 0,
23358 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register15/data_out',
23359 
                    'type' => 'UFix_1_0',
23360 
                  },
23361 
                  'direction' => 'in',
23362 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23363 
                  'width' => 1,
23364 
                },
23365 
                'from_register16_data_out' => {
23366 
                  'attributes' => {
23367 
                    'bin_pt' => 0,
23368 
                    'is_floating_block' => 1,
23369 
                    'must_be_hdl_vector' => 1,
23370 
                    'period' => 1,
23371 
                    'port_id' => 0,
23372 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register16/data_out',
23373 
                    'type' => 'UFix_1_0',
23374 
                  },
23375 
                  'direction' => 'in',
23376 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23377 
                  'width' => 1,
23378 
                },
23379 
                'from_register17_data_out' => {
23380 
                  'attributes' => {
23381 
                    'bin_pt' => 0,
23382 
                    'is_floating_block' => 1,
23383 
                    'must_be_hdl_vector' => 1,
23384 
                    'period' => 1,
23385 
                    'port_id' => 0,
23386 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register17/data_out',
23387 
                    'type' => 'UFix_32_0',
23388 
                  },
23389 
                  'direction' => 'in',
23390 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23391 
                  'width' => 32,
23392 
                },
23393 
                'from_register18_data_out' => {
23394 
                  'attributes' => {
23395 
                    'bin_pt' => 0,
23396 
                    'is_floating_block' => 1,
23397 
                    'must_be_hdl_vector' => 1,
23398 
                    'period' => 1,
23399 
                    'port_id' => 0,
23400 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register18/data_out',
23401 
                    'type' => 'UFix_1_0',
23402 
                  },
23403 
                  'direction' => 'in',
23404 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23405 
                  'width' => 1,
23406 
                },
23407 
                'from_register19_data_out' => {
23408 
                  'attributes' => {
23409 
                    'bin_pt' => 0,
23410 
                    'is_floating_block' => 1,
23411 
                    'must_be_hdl_vector' => 1,
23412 
                    'period' => 1,
23413 
                    'port_id' => 0,
23414 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register19/data_out',
23415 
                    'type' => 'UFix_32_0',
23416 
                  },
23417 
                  'direction' => 'in',
23418 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23419 
                  'width' => 32,
23420 
                },
23421 
                'from_register1_data_out' => {
23422 
                  'attributes' => {
23423 
                    'bin_pt' => 0,
23424 
                    'is_floating_block' => 1,
23425 
                    'must_be_hdl_vector' => 1,
23426 
                    'period' => 1,
23427 
                    'port_id' => 0,
23428 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register1/data_out',
23429 
                    'type' => 'UFix_32_0',
23430 
                  },
23431 
                  'direction' => 'in',
23432 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23433 
                  'width' => 32,
23434 
                },
23435 
                'from_register20_data_out' => {
23436 
                  'attributes' => {
23437 
                    'bin_pt' => 0,
23438 
                    'is_floating_block' => 1,
23439 
                    'must_be_hdl_vector' => 1,
23440 
                    'period' => 1,
23441 
                    'port_id' => 0,
23442 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register20/data_out',
23443 
                    'type' => 'UFix_32_0',
23444 
                  },
23445 
                  'direction' => 'in',
23446 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23447 
                  'width' => 32,
23448 
                },
23449 
                'from_register21_data_out' => {
23450 
                  'attributes' => {
23451 
                    'bin_pt' => 0,
23452 
                    'is_floating_block' => 1,
23453 
                    'must_be_hdl_vector' => 1,
23454 
                    'period' => 1,
23455 
                    'port_id' => 0,
23456 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register21/data_out',
23457 
                    'type' => 'UFix_1_0',
23458 
                  },
23459 
                  'direction' => 'in',
23460 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23461 
                  'width' => 1,
23462 
                },
23463 
                'from_register22_data_out' => {
23464 
                  'attributes' => {
23465 
                    'bin_pt' => 0,
23466 
                    'is_floating_block' => 1,
23467 
                    'must_be_hdl_vector' => 1,
23468 
                    'period' => 1,
23469 
                    'port_id' => 0,
23470 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register22/data_out',
23471 
                    'type' => 'UFix_32_0',
23472 
                  },
23473 
                  'direction' => 'in',
23474 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23475 
                  'width' => 32,
23476 
                },
23477 
                'from_register23_data_out' => {
23478 
                  'attributes' => {
23479 
                    'bin_pt' => 0,
23480 
                    'is_floating_block' => 1,
23481 
                    'must_be_hdl_vector' => 1,
23482 
                    'period' => 1,
23483 
                    'port_id' => 0,
23484 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register23/data_out',
23485 
                    'type' => 'UFix_1_0',
23486 
                  },
23487 
                  'direction' => 'in',
23488 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23489 
                  'width' => 1,
23490 
                },
23491 
                'from_register24_data_out' => {
23492 
                  'attributes' => {
23493 
                    'bin_pt' => 0,
23494 
                    'is_floating_block' => 1,
23495 
                    'must_be_hdl_vector' => 1,
23496 
                    'period' => 1,
23497 
                    'port_id' => 0,
23498 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register24/data_out',
23499 
                    'type' => 'UFix_32_0',
23500 
                  },
23501 
                  'direction' => 'in',
23502 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23503 
                  'width' => 32,
23504 
                },
23505 
                'from_register25_data_out' => {
23506 
                  'attributes' => {
23507 
                    'bin_pt' => 0,
23508 
                    'is_floating_block' => 1,
23509 
                    'must_be_hdl_vector' => 1,
23510 
                    'period' => 1,
23511 
                    'port_id' => 0,
23512 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register25/data_out',
23513 
                    'type' => 'UFix_1_0',
23514 
                  },
23515 
                  'direction' => 'in',
23516 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23517 
                  'width' => 1,
23518 
                },
23519 
                'from_register26_data_out' => {
23520 
                  'attributes' => {
23521 
                    'bin_pt' => 0,
23522 
                    'is_floating_block' => 1,
23523 
                    'must_be_hdl_vector' => 1,
23524 
                    'period' => 1,
23525 
                    'port_id' => 0,
23526 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register26/data_out',
23527 
                    'type' => 'UFix_32_0',
23528 
                  },
23529 
                  'direction' => 'in',
23530 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23531 
                  'width' => 32,
23532 
                },
23533 
                'from_register27_data_out' => {
23534 
                  'attributes' => {
23535 
                    'bin_pt' => 0,
23536 
                    'is_floating_block' => 1,
23537 
                    'must_be_hdl_vector' => 1,
23538 
                    'period' => 1,
23539 
                    'port_id' => 0,
23540 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register27/data_out',
23541 
                    'type' => 'UFix_1_0',
23542 
                  },
23543 
                  'direction' => 'in',
23544 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23545 
                  'width' => 1,
23546 
                },
23547 
                'from_register28_data_out' => {
23548 
                  'attributes' => {
23549 
                    'bin_pt' => 0,
23550 
                    'is_floating_block' => 1,
23551 
                    'must_be_hdl_vector' => 1,
23552 
                    'period' => 1,
23553 
                    'port_id' => 0,
23554 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register28/data_out',
23555 
                    'type' => 'UFix_32_0',
23556 
                  },
23557 
                  'direction' => 'in',
23558 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23559 
                  'width' => 32,
23560 
                },
23561 
                'from_register29_data_out' => {
23562 
                  'attributes' => {
23563 
                    'bin_pt' => 0,
23564 
                    'is_floating_block' => 1,
23565 
                    'must_be_hdl_vector' => 1,
23566 
                    'period' => 1,
23567 
                    'port_id' => 0,
23568 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register29/data_out',
23569 
                    'type' => 'UFix_1_0',
23570 
                  },
23571 
                  'direction' => 'in',
23572 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23573 
                  'width' => 1,
23574 
                },
23575 
                'from_register2_data_out' => {
23576 
                  'attributes' => {
23577 
                    'bin_pt' => 0,
23578 
                    'is_floating_block' => 1,
23579 
                    'must_be_hdl_vector' => 1,
23580 
                    'period' => 1,
23581 
                    'port_id' => 0,
23582 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register2/data_out',
23583 
                    'type' => 'UFix_32_0',
23584 
                  },
23585 
                  'direction' => 'in',
23586 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23587 
                  'width' => 32,
23588 
                },
23589 
                'from_register30_data_out' => {
23590 
                  'attributes' => {
23591 
                    'bin_pt' => 0,
23592 
                    'is_floating_block' => 1,
23593 
                    'must_be_hdl_vector' => 1,
23594 
                    'period' => 1,
23595 
                    'port_id' => 0,
23596 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register30/data_out',
23597 
                    'type' => 'UFix_32_0',
23598 
                  },
23599 
                  'direction' => 'in',
23600 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23601 
                  'width' => 32,
23602 
                },
23603 
                'from_register31_data_out' => {
23604 
                  'attributes' => {
23605 
                    'bin_pt' => 0,
23606 
                    'is_floating_block' => 1,
23607 
                    'must_be_hdl_vector' => 1,
23608 
                    'period' => 1,
23609 
                    'port_id' => 0,
23610 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register31/data_out',
23611 
                    'type' => 'UFix_1_0',
23612 
                  },
23613 
                  'direction' => 'in',
23614 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23615 
                  'width' => 1,
23616 
                },
23617 
                'from_register32_data_out' => {
23618 
                  'attributes' => {
23619 
                    'bin_pt' => 0,
23620 
                    'is_floating_block' => 1,
23621 
                    'must_be_hdl_vector' => 1,
23622 
                    'period' => 1,
23623 
                    'port_id' => 0,
23624 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register32/data_out',
23625 
                    'type' => 'UFix_32_0',
23626 
                  },
23627 
                  'direction' => 'in',
23628 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23629 
                  'width' => 32,
23630 
                },
23631 
                'from_register33_data_out' => {
23632 
                  'attributes' => {
23633 
                    'bin_pt' => 0,
23634 
                    'is_floating_block' => 1,
23635 
                    'must_be_hdl_vector' => 1,
23636 
                    'period' => 1,
23637 
                    'port_id' => 0,
23638 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register33/data_out',
23639 
                    'type' => 'UFix_1_0',
23640 
                  },
23641 
                  'direction' => 'in',
23642 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23643 
                  'width' => 1,
23644 
                },
23645 
                'from_register3_data_out' => {
23646 
                  'attributes' => {
23647 
                    'bin_pt' => 0,
23648 
                    'is_floating_block' => 1,
23649 
                    'must_be_hdl_vector' => 1,
23650 
                    'period' => 1,
23651 
                    'port_id' => 0,
23652 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register3/data_out',
23653 
                    'type' => 'UFix_32_0',
23654 
                  },
23655 
                  'direction' => 'in',
23656 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23657 
                  'width' => 32,
23658 
                },
23659 
                'from_register4_data_out' => {
23660 
                  'attributes' => {
23661 
                    'bin_pt' => 0,
23662 
                    'is_floating_block' => 1,
23663 
                    'must_be_hdl_vector' => 1,
23664 
                    'period' => 1,
23665 
                    'port_id' => 0,
23666 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register4/data_out',
23667 
                    'type' => 'UFix_1_0',
23668 
                  },
23669 
                  'direction' => 'in',
23670 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23671 
                  'width' => 1,
23672 
                },
23673 
                'from_register5_data_out' => {
23674 
                  'attributes' => {
23675 
                    'bin_pt' => 0,
23676 
                    'is_floating_block' => 1,
23677 
                    'must_be_hdl_vector' => 1,
23678 
                    'period' => 1,
23679 
                    'port_id' => 0,
23680 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register5/data_out',
23681 
                    'type' => 'UFix_32_0',
23682 
                  },
23683 
                  'direction' => 'in',
23684 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23685 
                  'width' => 32,
23686 
                },
23687 
                'from_register6_data_out' => {
23688 
                  'attributes' => {
23689 
                    'bin_pt' => 0,
23690 
                    'is_floating_block' => 1,
23691 
                    'must_be_hdl_vector' => 1,
23692 
                    'period' => 1,
23693 
                    'port_id' => 0,
23694 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register6/data_out',
23695 
                    'type' => 'UFix_1_0',
23696 
                  },
23697 
                  'direction' => 'in',
23698 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23699 
                  'width' => 1,
23700 
                },
23701 
                'from_register7_data_out' => {
23702 
                  'attributes' => {
23703 
                    'bin_pt' => 0,
23704 
                    'is_floating_block' => 1,
23705 
                    'must_be_hdl_vector' => 1,
23706 
                    'period' => 1,
23707 
                    'port_id' => 0,
23708 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register7/data_out',
23709 
                    'type' => 'UFix_32_0',
23710 
                  },
23711 
                  'direction' => 'in',
23712 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23713 
                  'width' => 32,
23714 
                },
23715 
                'from_register8_data_out' => {
23716 
                  'attributes' => {
23717 
                    'bin_pt' => 0,
23718 
                    'is_floating_block' => 1,
23719 
                    'must_be_hdl_vector' => 1,
23720 
                    'period' => 1,
23721 
                    'port_id' => 0,
23722 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register8/data_out',
23723 
                    'type' => 'UFix_1_0',
23724 
                  },
23725 
                  'direction' => 'in',
23726 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23727 
                  'width' => 1,
23728 
                },
23729 
                'from_register9_data_out' => {
23730 
                  'attributes' => {
23731 
                    'bin_pt' => 0,
23732 
                    'is_floating_block' => 1,
23733 
                    'must_be_hdl_vector' => 1,
23734 
                    'period' => 1,
23735 
                    'port_id' => 0,
23736 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register9/data_out',
23737 
                    'type' => 'UFix_32_0',
23738 
                  },
23739 
                  'direction' => 'in',
23740 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23741 
                  'width' => 32,
23742 
                },
23743 
                'from_register_data_out' => {
23744 
                  'attributes' => {
23745 
                    'bin_pt' => 0,
23746 
                    'is_floating_block' => 1,
23747 
                    'must_be_hdl_vector' => 1,
23748 
                    'period' => 1,
23749 
                    'port_id' => 0,
23750 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/From Register/data_out',
23751 
                    'type' => 'UFix_32_0',
23752 
                  },
23753 
                  'direction' => 'in',
23754 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
23755 
                  'width' => 32,
23756 
                },
23757 
                'rst_i' => {
23758 
                  'attributes' => {
23759 
                    'bin_pt' => 0,
23760 
                    'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
23761 
                    'is_floating_block' => 1,
23762 
                    'is_gateway_port' => 1,
23763 
                    'must_be_hdl_vector' => 1,
23764 
                    'period' => 1,
23765 
                    'port_id' => 0,
23766 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i/rst_i',
23767 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_i',
23768 
                    'timingConstraint' => 'none',
23769 
                    'type' => 'Bool',
23770 
                  },
23771 
                  'direction' => 'in',
23772 
                  'hdlType' => 'std_logic',
23773 
                  'width' => 1,
23774 
                },
23775 
                'rst_o' => {
23776 
                  'attributes' => {
23777 
                    'bin_pt' => 0,
23778 
                    'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
23779 
                    'is_floating_block' => 1,
23780 
                    'is_gateway_port' => 1,
23781 
                    'must_be_hdl_vector' => 1,
23782 
                    'period' => 1,
23783 
                    'port_id' => 0,
23784 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o/rst_o',
23785 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/rst_o',
23786 
                    'timingConstraint' => 'none',
23787 
                    'type' => 'Bool',
23788 
                  },
23789 
                  'direction' => 'out',
23790 
                  'hdlType' => 'std_logic',
23791 
                  'width' => 1,
23792 
                },
23793 
                'to_register10_ce' => {
23794 
                  'attributes' => {
23795 
                    'domain' => '',
23796 
                    'group' => 1,
23797 
                    'isCe' => 1,
23798 
                    'is_floating_block' => 1,
23799 
                    'period' => 1,
23800 
                    'type' => 'logic',
23801 
                  },
23802 
                  'direction' => 'out',
23803 
                  'hdlType' => 'std_logic',
23804 
                  'width' => 1,
23805 
                },
23806 
                'to_register10_clk' => {
23807 
                  'attributes' => {
23808 
                    'domain' => '',
23809 
                    'group' => 1,
23810 
                    'isClk' => 1,
23811 
                    'is_floating_block' => 1,
23812 
                    'period' => 1,
23813 
                    'type' => 'logic',
23814 
                  },
23815 
                  'direction' => 'out',
23816 
                  'hdlType' => 'std_logic',
23817 
                  'width' => 1,
23818 
                },
23819 
                'to_register10_clr' => {
23820 
                  'attributes' => {
23821 
                    'domain' => '',
23822 
                    'group' => 1,
23823 
                    'isClr' => 1,
23824 
                    'is_floating_block' => 1,
23825 
                    'period' => 1,
23826 
                    'type' => 'logic',
23827 
                    'valid_bit_used' => 0,
23828 
                  },
23829 
                  'direction' => 'out',
23830 
                  'hdlType' => 'std_logic',
23831 
                  'width' => 1,
23832 
                },
23833 
                'to_register10_data_in' => {
23834 
                  'attributes' => {
23835 
                    'bin_pt' => 0,
23836 
                    'is_floating_block' => 1,
23837 
                    'must_be_hdl_vector' => 1,
23838 
                    'period' => 1,
23839 
                    'port_id' => 0,
23840 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/data_in',
23841 
                    'type' => 'Bool',
23842 
                  },
23843 
                  'direction' => 'out',
23844 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23845 
                  'width' => 1,
23846 
                },
23847 
                'to_register10_dout' => {
23848 
                  'attributes' => {
23849 
                    'bin_pt' => 0,
23850 
                    'is_floating_block' => 1,
23851 
                    'must_be_hdl_vector' => 1,
23852 
                    'period' => 1,
23853 
                    'port_id' => 0,
23854 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/dout',
23855 
                    'type' => 'Bool',
23856 
                  },
23857 
                  'direction' => 'in',
23858 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23859 
                  'width' => 1,
23860 
                },
23861 
                'to_register10_en' => {
23862 
                  'attributes' => {
23863 
                    'bin_pt' => 0,
23864 
                    'is_floating_block' => 1,
23865 
                    'must_be_hdl_vector' => 1,
23866 
                    'period' => 1,
23867 
                    'port_id' => 1,
23868 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register10/en',
23869 
                    'type' => 'Bool',
23870 
                  },
23871 
                  'direction' => 'out',
23872 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23873 
                  'width' => 1,
23874 
                },
23875 
                'to_register11_ce' => {
23876 
                  'attributes' => {
23877 
                    'domain' => '',
23878 
                    'group' => 1,
23879 
                    'isCe' => 1,
23880 
                    'is_floating_block' => 1,
23881 
                    'period' => 1,
23882 
                    'type' => 'logic',
23883 
                  },
23884 
                  'direction' => 'out',
23885 
                  'hdlType' => 'std_logic',
23886 
                  'width' => 1,
23887 
                },
23888 
                'to_register11_clk' => {
23889 
                  'attributes' => {
23890 
                    'domain' => '',
23891 
                    'group' => 1,
23892 
                    'isClk' => 1,
23893 
                    'is_floating_block' => 1,
23894 
                    'period' => 1,
23895 
                    'type' => 'logic',
23896 
                  },
23897 
                  'direction' => 'out',
23898 
                  'hdlType' => 'std_logic',
23899 
                  'width' => 1,
23900 
                },
23901 
                'to_register11_clr' => {
23902 
                  'attributes' => {
23903 
                    'domain' => '',
23904 
                    'group' => 1,
23905 
                    'isClr' => 1,
23906 
                    'is_floating_block' => 1,
23907 
                    'period' => 1,
23908 
                    'type' => 'logic',
23909 
                    'valid_bit_used' => 0,
23910 
                  },
23911 
                  'direction' => 'out',
23912 
                  'hdlType' => 'std_logic',
23913 
                  'width' => 1,
23914 
                },
23915 
                'to_register11_data_in' => {
23916 
                  'attributes' => {
23917 
                    'bin_pt' => 0,
23918 
                    'is_floating_block' => 1,
23919 
                    'must_be_hdl_vector' => 1,
23920 
                    'period' => 1,
23921 
                    'port_id' => 0,
23922 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/data_in',
23923 
                    'type' => 'Bool',
23924 
                  },
23925 
                  'direction' => 'out',
23926 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23927 
                  'width' => 1,
23928 
                },
23929 
                'to_register11_dout' => {
23930 
                  'attributes' => {
23931 
                    'bin_pt' => 0,
23932 
                    'is_floating_block' => 1,
23933 
                    'must_be_hdl_vector' => 1,
23934 
                    'period' => 1,
23935 
                    'port_id' => 0,
23936 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/dout',
23937 
                    'type' => 'Bool',
23938 
                  },
23939 
                  'direction' => 'in',
23940 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23941 
                  'width' => 1,
23942 
                },
23943 
                'to_register11_en' => {
23944 
                  'attributes' => {
23945 
                    'bin_pt' => 0,
23946 
                    'is_floating_block' => 1,
23947 
                    'must_be_hdl_vector' => 1,
23948 
                    'period' => 1,
23949 
                    'port_id' => 1,
23950 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register11/en',
23951 
                    'type' => 'Bool',
23952 
                  },
23953 
                  'direction' => 'out',
23954 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
23955 
                  'width' => 1,
23956 
                },
23957 
                'to_register12_ce' => {
23958 
                  'attributes' => {
23959 
                    'domain' => '',
23960 
                    'group' => 1,
23961 
                    'isCe' => 1,
23962 
                    'is_floating_block' => 1,
23963 
                    'period' => 1,
23964 
                    'type' => 'logic',
23965 
                  },
23966 
                  'direction' => 'out',
23967 
                  'hdlType' => 'std_logic',
23968 
                  'width' => 1,
23969 
                },
23970 
                'to_register12_clk' => {
23971 
                  'attributes' => {
23972 
                    'domain' => '',
23973 
                    'group' => 1,
23974 
                    'isClk' => 1,
23975 
                    'is_floating_block' => 1,
23976 
                    'period' => 1,
23977 
                    'type' => 'logic',
23978 
                  },
23979 
                  'direction' => 'out',
23980 
                  'hdlType' => 'std_logic',
23981 
                  'width' => 1,
23982 
                },
23983 
                'to_register12_clr' => {
23984 
                  'attributes' => {
23985 
                    'domain' => '',
23986 
                    'group' => 1,
23987 
                    'isClr' => 1,
23988 
                    'is_floating_block' => 1,
23989 
                    'period' => 1,
23990 
                    'type' => 'logic',
23991 
                    'valid_bit_used' => 0,
23992 
                  },
23993 
                  'direction' => 'out',
23994 
                  'hdlType' => 'std_logic',
23995 
                  'width' => 1,
23996 
                },
23997 
                'to_register12_data_in' => {
23998 
                  'attributes' => {
23999 
                    'bin_pt' => 0,
24000 
                    'is_floating_block' => 1,
24001 
                    'must_be_hdl_vector' => 1,
24002 
                    'period' => 1,
24003 
                    'port_id' => 0,
24004 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/data_in',
24005 
                    'type' => 'Bool',
24006 
                  },
24007 
                  'direction' => 'out',
24008 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24009 
                  'width' => 1,
24010 
                },
24011 
                'to_register12_dout' => {
24012 
                  'attributes' => {
24013 
                    'bin_pt' => 0,
24014 
                    'is_floating_block' => 1,
24015 
                    'must_be_hdl_vector' => 1,
24016 
                    'period' => 1,
24017 
                    'port_id' => 0,
24018 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/dout',
24019 
                    'type' => 'Bool',
24020 
                  },
24021 
                  'direction' => 'in',
24022 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24023 
                  'width' => 1,
24024 
                },
24025 
                'to_register12_en' => {
24026 
                  'attributes' => {
24027 
                    'bin_pt' => 0,
24028 
                    'is_floating_block' => 1,
24029 
                    'must_be_hdl_vector' => 1,
24030 
                    'period' => 1,
24031 
                    'port_id' => 1,
24032 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register12/en',
24033 
                    'type' => 'Bool',
24034 
                  },
24035 
                  'direction' => 'out',
24036 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24037 
                  'width' => 1,
24038 
                },
24039 
                'to_register13_ce' => {
24040 
                  'attributes' => {
24041 
                    'domain' => '',
24042 
                    'group' => 1,
24043 
                    'isCe' => 1,
24044 
                    'is_floating_block' => 1,
24045 
                    'period' => 1,
24046 
                    'type' => 'logic',
24047 
                  },
24048 
                  'direction' => 'out',
24049 
                  'hdlType' => 'std_logic',
24050 
                  'width' => 1,
24051 
                },
24052 
                'to_register13_clk' => {
24053 
                  'attributes' => {
24054 
                    'domain' => '',
24055 
                    'group' => 1,
24056 
                    'isClk' => 1,
24057 
                    'is_floating_block' => 1,
24058 
                    'period' => 1,
24059 
                    'type' => 'logic',
24060 
                  },
24061 
                  'direction' => 'out',
24062 
                  'hdlType' => 'std_logic',
24063 
                  'width' => 1,
24064 
                },
24065 
                'to_register13_clr' => {
24066 
                  'attributes' => {
24067 
                    'domain' => '',
24068 
                    'group' => 1,
24069 
                    'isClr' => 1,
24070 
                    'is_floating_block' => 1,
24071 
                    'period' => 1,
24072 
                    'type' => 'logic',
24073 
                    'valid_bit_used' => 0,
24074 
                  },
24075 
                  'direction' => 'out',
24076 
                  'hdlType' => 'std_logic',
24077 
                  'width' => 1,
24078 
                },
24079 
                'to_register13_data_in' => {
24080 
                  'attributes' => {
24081 
                    'bin_pt' => 0,
24082 
                    'is_floating_block' => 1,
24083 
                    'must_be_hdl_vector' => 1,
24084 
                    'period' => 1,
24085 
                    'port_id' => 0,
24086 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/data_in',
24087 
                    'type' => 'UFix_32_0',
24088 
                  },
24089 
                  'direction' => 'out',
24090 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24091 
                  'width' => 32,
24092 
                },
24093 
                'to_register13_dout' => {
24094 
                  'attributes' => {
24095 
                    'bin_pt' => 0,
24096 
                    'is_floating_block' => 1,
24097 
                    'must_be_hdl_vector' => 1,
24098 
                    'period' => 1,
24099 
                    'port_id' => 0,
24100 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/dout',
24101 
                    'type' => 'UFix_32_0',
24102 
                  },
24103 
                  'direction' => 'in',
24104 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24105 
                  'width' => 32,
24106 
                },
24107 
                'to_register13_en' => {
24108 
                  'attributes' => {
24109 
                    'bin_pt' => 0,
24110 
                    'is_floating_block' => 1,
24111 
                    'must_be_hdl_vector' => 1,
24112 
                    'period' => 1,
24113 
                    'port_id' => 1,
24114 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register13/en',
24115 
                    'type' => 'Bool',
24116 
                  },
24117 
                  'direction' => 'out',
24118 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24119 
                  'width' => 1,
24120 
                },
24121 
                'to_register14_ce' => {
24122 
                  'attributes' => {
24123 
                    'domain' => '',
24124 
                    'group' => 1,
24125 
                    'isCe' => 1,
24126 
                    'is_floating_block' => 1,
24127 
                    'period' => 1,
24128 
                    'type' => 'logic',
24129 
                  },
24130 
                  'direction' => 'out',
24131 
                  'hdlType' => 'std_logic',
24132 
                  'width' => 1,
24133 
                },
24134 
                'to_register14_clk' => {
24135 
                  'attributes' => {
24136 
                    'domain' => '',
24137 
                    'group' => 1,
24138 
                    'isClk' => 1,
24139 
                    'is_floating_block' => 1,
24140 
                    'period' => 1,
24141 
                    'type' => 'logic',
24142 
                  },
24143 
                  'direction' => 'out',
24144 
                  'hdlType' => 'std_logic',
24145 
                  'width' => 1,
24146 
                },
24147 
                'to_register14_clr' => {
24148 
                  'attributes' => {
24149 
                    'domain' => '',
24150 
                    'group' => 1,
24151 
                    'isClr' => 1,
24152 
                    'is_floating_block' => 1,
24153 
                    'period' => 1,
24154 
                    'type' => 'logic',
24155 
                    'valid_bit_used' => 0,
24156 
                  },
24157 
                  'direction' => 'out',
24158 
                  'hdlType' => 'std_logic',
24159 
                  'width' => 1,
24160 
                },
24161 
                'to_register14_data_in' => {
24162 
                  'attributes' => {
24163 
                    'bin_pt' => 0,
24164 
                    'is_floating_block' => 1,
24165 
                    'must_be_hdl_vector' => 1,
24166 
                    'period' => 1,
24167 
                    'port_id' => 0,
24168 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/data_in',
24169 
                    'type' => 'Bool',
24170 
                  },
24171 
                  'direction' => 'out',
24172 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24173 
                  'width' => 1,
24174 
                },
24175 
                'to_register14_dout' => {
24176 
                  'attributes' => {
24177 
                    'bin_pt' => 0,
24178 
                    'is_floating_block' => 1,
24179 
                    'must_be_hdl_vector' => 1,
24180 
                    'period' => 1,
24181 
                    'port_id' => 0,
24182 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/dout',
24183 
                    'type' => 'Bool',
24184 
                  },
24185 
                  'direction' => 'in',
24186 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24187 
                  'width' => 1,
24188 
                },
24189 
                'to_register14_en' => {
24190 
                  'attributes' => {
24191 
                    'bin_pt' => 0,
24192 
                    'is_floating_block' => 1,
24193 
                    'must_be_hdl_vector' => 1,
24194 
                    'period' => 1,
24195 
                    'port_id' => 1,
24196 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register14/en',
24197 
                    'type' => 'Bool',
24198 
                  },
24199 
                  'direction' => 'out',
24200 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24201 
                  'width' => 1,
24202 
                },
24203 
                'to_register15_ce' => {
24204 
                  'attributes' => {
24205 
                    'domain' => '',
24206 
                    'group' => 1,
24207 
                    'isCe' => 1,
24208 
                    'is_floating_block' => 1,
24209 
                    'period' => 1,
24210 
                    'type' => 'logic',
24211 
                  },
24212 
                  'direction' => 'out',
24213 
                  'hdlType' => 'std_logic',
24214 
                  'width' => 1,
24215 
                },
24216 
                'to_register15_clk' => {
24217 
                  'attributes' => {
24218 
                    'domain' => '',
24219 
                    'group' => 1,
24220 
                    'isClk' => 1,
24221 
                    'is_floating_block' => 1,
24222 
                    'period' => 1,
24223 
                    'type' => 'logic',
24224 
                  },
24225 
                  'direction' => 'out',
24226 
                  'hdlType' => 'std_logic',
24227 
                  'width' => 1,
24228 
                },
24229 
                'to_register15_clr' => {
24230 
                  'attributes' => {
24231 
                    'domain' => '',
24232 
                    'group' => 1,
24233 
                    'isClr' => 1,
24234 
                    'is_floating_block' => 1,
24235 
                    'period' => 1,
24236 
                    'type' => 'logic',
24237 
                    'valid_bit_used' => 0,
24238 
                  },
24239 
                  'direction' => 'out',
24240 
                  'hdlType' => 'std_logic',
24241 
                  'width' => 1,
24242 
                },
24243 
                'to_register15_data_in' => {
24244 
                  'attributes' => {
24245 
                    'bin_pt' => 0,
24246 
                    'is_floating_block' => 1,
24247 
                    'must_be_hdl_vector' => 1,
24248 
                    'period' => 1,
24249 
                    'port_id' => 0,
24250 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/data_in',
24251 
                    'type' => 'UFix_32_0',
24252 
                  },
24253 
                  'direction' => 'out',
24254 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24255 
                  'width' => 32,
24256 
                },
24257 
                'to_register15_dout' => {
24258 
                  'attributes' => {
24259 
                    'bin_pt' => 0,
24260 
                    'is_floating_block' => 1,
24261 
                    'must_be_hdl_vector' => 1,
24262 
                    'period' => 1,
24263 
                    'port_id' => 0,
24264 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/dout',
24265 
                    'type' => 'UFix_32_0',
24266 
                  },
24267 
                  'direction' => 'in',
24268 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24269 
                  'width' => 32,
24270 
                },
24271 
                'to_register15_en' => {
24272 
                  'attributes' => {
24273 
                    'bin_pt' => 0,
24274 
                    'is_floating_block' => 1,
24275 
                    'must_be_hdl_vector' => 1,
24276 
                    'period' => 1,
24277 
                    'port_id' => 1,
24278 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register15/en',
24279 
                    'type' => 'Bool',
24280 
                  },
24281 
                  'direction' => 'out',
24282 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24283 
                  'width' => 1,
24284 
                },
24285 
                'to_register16_ce' => {
24286 
                  'attributes' => {
24287 
                    'domain' => '',
24288 
                    'group' => 1,
24289 
                    'isCe' => 1,
24290 
                    'is_floating_block' => 1,
24291 
                    'period' => 1,
24292 
                    'type' => 'logic',
24293 
                  },
24294 
                  'direction' => 'out',
24295 
                  'hdlType' => 'std_logic',
24296 
                  'width' => 1,
24297 
                },
24298 
                'to_register16_clk' => {
24299 
                  'attributes' => {
24300 
                    'domain' => '',
24301 
                    'group' => 1,
24302 
                    'isClk' => 1,
24303 
                    'is_floating_block' => 1,
24304 
                    'period' => 1,
24305 
                    'type' => 'logic',
24306 
                  },
24307 
                  'direction' => 'out',
24308 
                  'hdlType' => 'std_logic',
24309 
                  'width' => 1,
24310 
                },
24311 
                'to_register16_clr' => {
24312 
                  'attributes' => {
24313 
                    'domain' => '',
24314 
                    'group' => 1,
24315 
                    'isClr' => 1,
24316 
                    'is_floating_block' => 1,
24317 
                    'period' => 1,
24318 
                    'type' => 'logic',
24319 
                    'valid_bit_used' => 0,
24320 
                  },
24321 
                  'direction' => 'out',
24322 
                  'hdlType' => 'std_logic',
24323 
                  'width' => 1,
24324 
                },
24325 
                'to_register16_data_in' => {
24326 
                  'attributes' => {
24327 
                    'bin_pt' => 0,
24328 
                    'is_floating_block' => 1,
24329 
                    'must_be_hdl_vector' => 1,
24330 
                    'period' => 1,
24331 
                    'port_id' => 0,
24332 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/data_in',
24333 
                    'type' => 'Bool',
24334 
                  },
24335 
                  'direction' => 'out',
24336 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24337 
                  'width' => 1,
24338 
                },
24339 
                'to_register16_dout' => {
24340 
                  'attributes' => {
24341 
                    'bin_pt' => 0,
24342 
                    'is_floating_block' => 1,
24343 
                    'must_be_hdl_vector' => 1,
24344 
                    'period' => 1,
24345 
                    'port_id' => 0,
24346 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/dout',
24347 
                    'type' => 'Bool',
24348 
                  },
24349 
                  'direction' => 'in',
24350 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24351 
                  'width' => 1,
24352 
                },
24353 
                'to_register16_en' => {
24354 
                  'attributes' => {
24355 
                    'bin_pt' => 0,
24356 
                    'is_floating_block' => 1,
24357 
                    'must_be_hdl_vector' => 1,
24358 
                    'period' => 1,
24359 
                    'port_id' => 1,
24360 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register16/en',
24361 
                    'type' => 'Bool',
24362 
                  },
24363 
                  'direction' => 'out',
24364 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24365 
                  'width' => 1,
24366 
                },
24367 
                'to_register17_ce' => {
24368 
                  'attributes' => {
24369 
                    'domain' => '',
24370 
                    'group' => 1,
24371 
                    'isCe' => 1,
24372 
                    'is_floating_block' => 1,
24373 
                    'period' => 1,
24374 
                    'type' => 'logic',
24375 
                  },
24376 
                  'direction' => 'out',
24377 
                  'hdlType' => 'std_logic',
24378 
                  'width' => 1,
24379 
                },
24380 
                'to_register17_clk' => {
24381 
                  'attributes' => {
24382 
                    'domain' => '',
24383 
                    'group' => 1,
24384 
                    'isClk' => 1,
24385 
                    'is_floating_block' => 1,
24386 
                    'period' => 1,
24387 
                    'type' => 'logic',
24388 
                  },
24389 
                  'direction' => 'out',
24390 
                  'hdlType' => 'std_logic',
24391 
                  'width' => 1,
24392 
                },
24393 
                'to_register17_clr' => {
24394 
                  'attributes' => {
24395 
                    'domain' => '',
24396 
                    'group' => 1,
24397 
                    'isClr' => 1,
24398 
                    'is_floating_block' => 1,
24399 
                    'period' => 1,
24400 
                    'type' => 'logic',
24401 
                    'valid_bit_used' => 0,
24402 
                  },
24403 
                  'direction' => 'out',
24404 
                  'hdlType' => 'std_logic',
24405 
                  'width' => 1,
24406 
                },
24407 
                'to_register17_data_in' => {
24408 
                  'attributes' => {
24409 
                    'bin_pt' => 0,
24410 
                    'is_floating_block' => 1,
24411 
                    'must_be_hdl_vector' => 1,
24412 
                    'period' => 1,
24413 
                    'port_id' => 0,
24414 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/data_in',
24415 
                    'type' => 'UFix_32_0',
24416 
                  },
24417 
                  'direction' => 'out',
24418 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24419 
                  'width' => 32,
24420 
                },
24421 
                'to_register17_dout' => {
24422 
                  'attributes' => {
24423 
                    'bin_pt' => 0,
24424 
                    'is_floating_block' => 1,
24425 
                    'must_be_hdl_vector' => 1,
24426 
                    'period' => 1,
24427 
                    'port_id' => 0,
24428 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/dout',
24429 
                    'type' => 'UFix_32_0',
24430 
                  },
24431 
                  'direction' => 'in',
24432 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24433 
                  'width' => 32,
24434 
                },
24435 
                'to_register17_en' => {
24436 
                  'attributes' => {
24437 
                    'bin_pt' => 0,
24438 
                    'is_floating_block' => 1,
24439 
                    'must_be_hdl_vector' => 1,
24440 
                    'period' => 1,
24441 
                    'port_id' => 1,
24442 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register17/en',
24443 
                    'type' => 'Bool',
24444 
                  },
24445 
                  'direction' => 'out',
24446 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24447 
                  'width' => 1,
24448 
                },
24449 
                'to_register18_ce' => {
24450 
                  'attributes' => {
24451 
                    'domain' => '',
24452 
                    'group' => 1,
24453 
                    'isCe' => 1,
24454 
                    'is_floating_block' => 1,
24455 
                    'period' => 1,
24456 
                    'type' => 'logic',
24457 
                  },
24458 
                  'direction' => 'out',
24459 
                  'hdlType' => 'std_logic',
24460 
                  'width' => 1,
24461 
                },
24462 
                'to_register18_clk' => {
24463 
                  'attributes' => {
24464 
                    'domain' => '',
24465 
                    'group' => 1,
24466 
                    'isClk' => 1,
24467 
                    'is_floating_block' => 1,
24468 
                    'period' => 1,
24469 
                    'type' => 'logic',
24470 
                  },
24471 
                  'direction' => 'out',
24472 
                  'hdlType' => 'std_logic',
24473 
                  'width' => 1,
24474 
                },
24475 
                'to_register18_clr' => {
24476 
                  'attributes' => {
24477 
                    'domain' => '',
24478 
                    'group' => 1,
24479 
                    'isClr' => 1,
24480 
                    'is_floating_block' => 1,
24481 
                    'period' => 1,
24482 
                    'type' => 'logic',
24483 
                    'valid_bit_used' => 0,
24484 
                  },
24485 
                  'direction' => 'out',
24486 
                  'hdlType' => 'std_logic',
24487 
                  'width' => 1,
24488 
                },
24489 
                'to_register18_data_in' => {
24490 
                  'attributes' => {
24491 
                    'bin_pt' => 0,
24492 
                    'is_floating_block' => 1,
24493 
                    'must_be_hdl_vector' => 1,
24494 
                    'period' => 1,
24495 
                    'port_id' => 0,
24496 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/data_in',
24497 
                    'type' => 'Bool',
24498 
                  },
24499 
                  'direction' => 'out',
24500 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24501 
                  'width' => 1,
24502 
                },
24503 
                'to_register18_dout' => {
24504 
                  'attributes' => {
24505 
                    'bin_pt' => 0,
24506 
                    'is_floating_block' => 1,
24507 
                    'must_be_hdl_vector' => 1,
24508 
                    'period' => 1,
24509 
                    'port_id' => 0,
24510 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/dout',
24511 
                    'type' => 'Bool',
24512 
                  },
24513 
                  'direction' => 'in',
24514 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24515 
                  'width' => 1,
24516 
                },
24517 
                'to_register18_en' => {
24518 
                  'attributes' => {
24519 
                    'bin_pt' => 0,
24520 
                    'is_floating_block' => 1,
24521 
                    'must_be_hdl_vector' => 1,
24522 
                    'period' => 1,
24523 
                    'port_id' => 1,
24524 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register18/en',
24525 
                    'type' => 'Bool',
24526 
                  },
24527 
                  'direction' => 'out',
24528 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24529 
                  'width' => 1,
24530 
                },
24531 
                'to_register19_ce' => {
24532 
                  'attributes' => {
24533 
                    'domain' => '',
24534 
                    'group' => 1,
24535 
                    'isCe' => 1,
24536 
                    'is_floating_block' => 1,
24537 
                    'period' => 1,
24538 
                    'type' => 'logic',
24539 
                  },
24540 
                  'direction' => 'out',
24541 
                  'hdlType' => 'std_logic',
24542 
                  'width' => 1,
24543 
                },
24544 
                'to_register19_clk' => {
24545 
                  'attributes' => {
24546 
                    'domain' => '',
24547 
                    'group' => 1,
24548 
                    'isClk' => 1,
24549 
                    'is_floating_block' => 1,
24550 
                    'period' => 1,
24551 
                    'type' => 'logic',
24552 
                  },
24553 
                  'direction' => 'out',
24554 
                  'hdlType' => 'std_logic',
24555 
                  'width' => 1,
24556 
                },
24557 
                'to_register19_clr' => {
24558 
                  'attributes' => {
24559 
                    'domain' => '',
24560 
                    'group' => 1,
24561 
                    'isClr' => 1,
24562 
                    'is_floating_block' => 1,
24563 
                    'period' => 1,
24564 
                    'type' => 'logic',
24565 
                    'valid_bit_used' => 0,
24566 
                  },
24567 
                  'direction' => 'out',
24568 
                  'hdlType' => 'std_logic',
24569 
                  'width' => 1,
24570 
                },
24571 
                'to_register19_data_in' => {
24572 
                  'attributes' => {
24573 
                    'bin_pt' => 0,
24574 
                    'is_floating_block' => 1,
24575 
                    'must_be_hdl_vector' => 1,
24576 
                    'period' => 1,
24577 
                    'port_id' => 0,
24578 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/data_in',
24579 
                    'type' => 'UFix_32_0',
24580 
                  },
24581 
                  'direction' => 'out',
24582 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24583 
                  'width' => 32,
24584 
                },
24585 
                'to_register19_dout' => {
24586 
                  'attributes' => {
24587 
                    'bin_pt' => 0,
24588 
                    'is_floating_block' => 1,
24589 
                    'must_be_hdl_vector' => 1,
24590 
                    'period' => 1,
24591 
                    'port_id' => 0,
24592 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/dout',
24593 
                    'type' => 'UFix_32_0',
24594 
                  },
24595 
                  'direction' => 'in',
24596 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24597 
                  'width' => 32,
24598 
                },
24599 
                'to_register19_en' => {
24600 
                  'attributes' => {
24601 
                    'bin_pt' => 0,
24602 
                    'is_floating_block' => 1,
24603 
                    'must_be_hdl_vector' => 1,
24604 
                    'period' => 1,
24605 
                    'port_id' => 1,
24606 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register19/en',
24607 
                    'type' => 'Bool',
24608 
                  },
24609 
                  'direction' => 'out',
24610 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24611 
                  'width' => 1,
24612 
                },
24613 
                'to_register1_ce' => {
24614 
                  'attributes' => {
24615 
                    'domain' => '',
24616 
                    'group' => 1,
24617 
                    'isCe' => 1,
24618 
                    'is_floating_block' => 1,
24619 
                    'period' => 1,
24620 
                    'type' => 'logic',
24621 
                  },
24622 
                  'direction' => 'out',
24623 
                  'hdlType' => 'std_logic',
24624 
                  'width' => 1,
24625 
                },
24626 
                'to_register1_clk' => {
24627 
                  'attributes' => {
24628 
                    'domain' => '',
24629 
                    'group' => 1,
24630 
                    'isClk' => 1,
24631 
                    'is_floating_block' => 1,
24632 
                    'period' => 1,
24633 
                    'type' => 'logic',
24634 
                  },
24635 
                  'direction' => 'out',
24636 
                  'hdlType' => 'std_logic',
24637 
                  'width' => 1,
24638 
                },
24639 
                'to_register1_clr' => {
24640 
                  'attributes' => {
24641 
                    'domain' => '',
24642 
                    'group' => 1,
24643 
                    'isClr' => 1,
24644 
                    'is_floating_block' => 1,
24645 
                    'period' => 1,
24646 
                    'type' => 'logic',
24647 
                    'valid_bit_used' => 0,
24648 
                  },
24649 
                  'direction' => 'out',
24650 
                  'hdlType' => 'std_logic',
24651 
                  'width' => 1,
24652 
                },
24653 
                'to_register1_data_in' => {
24654 
                  'attributes' => {
24655 
                    'bin_pt' => 0,
24656 
                    'is_floating_block' => 1,
24657 
                    'must_be_hdl_vector' => 1,
24658 
                    'period' => 1,
24659 
                    'port_id' => 0,
24660 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/data_in',
24661 
                    'type' => 'Bool',
24662 
                  },
24663 
                  'direction' => 'out',
24664 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24665 
                  'width' => 1,
24666 
                },
24667 
                'to_register1_dout' => {
24668 
                  'attributes' => {
24669 
                    'bin_pt' => 0,
24670 
                    'is_floating_block' => 1,
24671 
                    'must_be_hdl_vector' => 1,
24672 
                    'period' => 1,
24673 
                    'port_id' => 0,
24674 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/dout',
24675 
                    'type' => 'Bool',
24676 
                  },
24677 
                  'direction' => 'in',
24678 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24679 
                  'width' => 1,
24680 
                },
24681 
                'to_register1_en' => {
24682 
                  'attributes' => {
24683 
                    'bin_pt' => 0,
24684 
                    'is_floating_block' => 1,
24685 
                    'must_be_hdl_vector' => 1,
24686 
                    'period' => 1,
24687 
                    'port_id' => 1,
24688 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register1/en',
24689 
                    'type' => 'Bool',
24690 
                  },
24691 
                  'direction' => 'out',
24692 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24693 
                  'width' => 1,
24694 
                },
24695 
                'to_register20_ce' => {
24696 
                  'attributes' => {
24697 
                    'domain' => '',
24698 
                    'group' => 1,
24699 
                    'isCe' => 1,
24700 
                    'is_floating_block' => 1,
24701 
                    'period' => 1,
24702 
                    'type' => 'logic',
24703 
                  },
24704 
                  'direction' => 'out',
24705 
                  'hdlType' => 'std_logic',
24706 
                  'width' => 1,
24707 
                },
24708 
                'to_register20_clk' => {
24709 
                  'attributes' => {
24710 
                    'domain' => '',
24711 
                    'group' => 1,
24712 
                    'isClk' => 1,
24713 
                    'is_floating_block' => 1,
24714 
                    'period' => 1,
24715 
                    'type' => 'logic',
24716 
                  },
24717 
                  'direction' => 'out',
24718 
                  'hdlType' => 'std_logic',
24719 
                  'width' => 1,
24720 
                },
24721 
                'to_register20_clr' => {
24722 
                  'attributes' => {
24723 
                    'domain' => '',
24724 
                    'group' => 1,
24725 
                    'isClr' => 1,
24726 
                    'is_floating_block' => 1,
24727 
                    'period' => 1,
24728 
                    'type' => 'logic',
24729 
                    'valid_bit_used' => 0,
24730 
                  },
24731 
                  'direction' => 'out',
24732 
                  'hdlType' => 'std_logic',
24733 
                  'width' => 1,
24734 
                },
24735 
                'to_register20_data_in' => {
24736 
                  'attributes' => {
24737 
                    'bin_pt' => 0,
24738 
                    'is_floating_block' => 1,
24739 
                    'must_be_hdl_vector' => 1,
24740 
                    'period' => 1,
24741 
                    'port_id' => 0,
24742 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/data_in',
24743 
                    'type' => 'Bool',
24744 
                  },
24745 
                  'direction' => 'out',
24746 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24747 
                  'width' => 1,
24748 
                },
24749 
                'to_register20_dout' => {
24750 
                  'attributes' => {
24751 
                    'bin_pt' => 0,
24752 
                    'is_floating_block' => 1,
24753 
                    'must_be_hdl_vector' => 1,
24754 
                    'period' => 1,
24755 
                    'port_id' => 0,
24756 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/dout',
24757 
                    'type' => 'Bool',
24758 
                  },
24759 
                  'direction' => 'in',
24760 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24761 
                  'width' => 1,
24762 
                },
24763 
                'to_register20_en' => {
24764 
                  'attributes' => {
24765 
                    'bin_pt' => 0,
24766 
                    'is_floating_block' => 1,
24767 
                    'must_be_hdl_vector' => 1,
24768 
                    'period' => 1,
24769 
                    'port_id' => 1,
24770 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register20/en',
24771 
                    'type' => 'Bool',
24772 
                  },
24773 
                  'direction' => 'out',
24774 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24775 
                  'width' => 1,
24776 
                },
24777 
                'to_register21_ce' => {
24778 
                  'attributes' => {
24779 
                    'domain' => '',
24780 
                    'group' => 1,
24781 
                    'isCe' => 1,
24782 
                    'is_floating_block' => 1,
24783 
                    'period' => 1,
24784 
                    'type' => 'logic',
24785 
                  },
24786 
                  'direction' => 'out',
24787 
                  'hdlType' => 'std_logic',
24788 
                  'width' => 1,
24789 
                },
24790 
                'to_register21_clk' => {
24791 
                  'attributes' => {
24792 
                    'domain' => '',
24793 
                    'group' => 1,
24794 
                    'isClk' => 1,
24795 
                    'is_floating_block' => 1,
24796 
                    'period' => 1,
24797 
                    'type' => 'logic',
24798 
                  },
24799 
                  'direction' => 'out',
24800 
                  'hdlType' => 'std_logic',
24801 
                  'width' => 1,
24802 
                },
24803 
                'to_register21_clr' => {
24804 
                  'attributes' => {
24805 
                    'domain' => '',
24806 
                    'group' => 1,
24807 
                    'isClr' => 1,
24808 
                    'is_floating_block' => 1,
24809 
                    'period' => 1,
24810 
                    'type' => 'logic',
24811 
                    'valid_bit_used' => 0,
24812 
                  },
24813 
                  'direction' => 'out',
24814 
                  'hdlType' => 'std_logic',
24815 
                  'width' => 1,
24816 
                },
24817 
                'to_register21_data_in' => {
24818 
                  'attributes' => {
24819 
                    'bin_pt' => 0,
24820 
                    'is_floating_block' => 1,
24821 
                    'must_be_hdl_vector' => 1,
24822 
                    'period' => 1,
24823 
                    'port_id' => 0,
24824 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/data_in',
24825 
                    'type' => 'UFix_32_0',
24826 
                  },
24827 
                  'direction' => 'out',
24828 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24829 
                  'width' => 32,
24830 
                },
24831 
                'to_register21_dout' => {
24832 
                  'attributes' => {
24833 
                    'bin_pt' => 0,
24834 
                    'is_floating_block' => 1,
24835 
                    'must_be_hdl_vector' => 1,
24836 
                    'period' => 1,
24837 
                    'port_id' => 0,
24838 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/dout',
24839 
                    'type' => 'UFix_32_0',
24840 
                  },
24841 
                  'direction' => 'in',
24842 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24843 
                  'width' => 32,
24844 
                },
24845 
                'to_register21_en' => {
24846 
                  'attributes' => {
24847 
                    'bin_pt' => 0,
24848 
                    'is_floating_block' => 1,
24849 
                    'must_be_hdl_vector' => 1,
24850 
                    'period' => 1,
24851 
                    'port_id' => 1,
24852 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register21/en',
24853 
                    'type' => 'Bool',
24854 
                  },
24855 
                  'direction' => 'out',
24856 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24857 
                  'width' => 1,
24858 
                },
24859 
                'to_register22_ce' => {
24860 
                  'attributes' => {
24861 
                    'domain' => '',
24862 
                    'group' => 1,
24863 
                    'isCe' => 1,
24864 
                    'is_floating_block' => 1,
24865 
                    'period' => 1,
24866 
                    'type' => 'logic',
24867 
                  },
24868 
                  'direction' => 'out',
24869 
                  'hdlType' => 'std_logic',
24870 
                  'width' => 1,
24871 
                },
24872 
                'to_register22_clk' => {
24873 
                  'attributes' => {
24874 
                    'domain' => '',
24875 
                    'group' => 1,
24876 
                    'isClk' => 1,
24877 
                    'is_floating_block' => 1,
24878 
                    'period' => 1,
24879 
                    'type' => 'logic',
24880 
                  },
24881 
                  'direction' => 'out',
24882 
                  'hdlType' => 'std_logic',
24883 
                  'width' => 1,
24884 
                },
24885 
                'to_register22_clr' => {
24886 
                  'attributes' => {
24887 
                    'domain' => '',
24888 
                    'group' => 1,
24889 
                    'isClr' => 1,
24890 
                    'is_floating_block' => 1,
24891 
                    'period' => 1,
24892 
                    'type' => 'logic',
24893 
                    'valid_bit_used' => 0,
24894 
                  },
24895 
                  'direction' => 'out',
24896 
                  'hdlType' => 'std_logic',
24897 
                  'width' => 1,
24898 
                },
24899 
                'to_register22_data_in' => {
24900 
                  'attributes' => {
24901 
                    'bin_pt' => 0,
24902 
                    'is_floating_block' => 1,
24903 
                    'must_be_hdl_vector' => 1,
24904 
                    'period' => 1,
24905 
                    'port_id' => 0,
24906 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/data_in',
24907 
                    'type' => 'Bool',
24908 
                  },
24909 
                  'direction' => 'out',
24910 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24911 
                  'width' => 1,
24912 
                },
24913 
                'to_register22_dout' => {
24914 
                  'attributes' => {
24915 
                    'bin_pt' => 0,
24916 
                    'is_floating_block' => 1,
24917 
                    'must_be_hdl_vector' => 1,
24918 
                    'period' => 1,
24919 
                    'port_id' => 0,
24920 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/dout',
24921 
                    'type' => 'Bool',
24922 
                  },
24923 
                  'direction' => 'in',
24924 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24925 
                  'width' => 1,
24926 
                },
24927 
                'to_register22_en' => {
24928 
                  'attributes' => {
24929 
                    'bin_pt' => 0,
24930 
                    'is_floating_block' => 1,
24931 
                    'must_be_hdl_vector' => 1,
24932 
                    'period' => 1,
24933 
                    'port_id' => 1,
24934 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register22/en',
24935 
                    'type' => 'Bool',
24936 
                  },
24937 
                  'direction' => 'out',
24938 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
24939 
                  'width' => 1,
24940 
                },
24941 
                'to_register23_ce' => {
24942 
                  'attributes' => {
24943 
                    'domain' => '',
24944 
                    'group' => 1,
24945 
                    'isCe' => 1,
24946 
                    'is_floating_block' => 1,
24947 
                    'period' => 1,
24948 
                    'type' => 'logic',
24949 
                  },
24950 
                  'direction' => 'out',
24951 
                  'hdlType' => 'std_logic',
24952 
                  'width' => 1,
24953 
                },
24954 
                'to_register23_clk' => {
24955 
                  'attributes' => {
24956 
                    'domain' => '',
24957 
                    'group' => 1,
24958 
                    'isClk' => 1,
24959 
                    'is_floating_block' => 1,
24960 
                    'period' => 1,
24961 
                    'type' => 'logic',
24962 
                  },
24963 
                  'direction' => 'out',
24964 
                  'hdlType' => 'std_logic',
24965 
                  'width' => 1,
24966 
                },
24967 
                'to_register23_clr' => {
24968 
                  'attributes' => {
24969 
                    'domain' => '',
24970 
                    'group' => 1,
24971 
                    'isClr' => 1,
24972 
                    'is_floating_block' => 1,
24973 
                    'period' => 1,
24974 
                    'type' => 'logic',
24975 
                    'valid_bit_used' => 0,
24976 
                  },
24977 
                  'direction' => 'out',
24978 
                  'hdlType' => 'std_logic',
24979 
                  'width' => 1,
24980 
                },
24981 
                'to_register23_data_in' => {
24982 
                  'attributes' => {
24983 
                    'bin_pt' => 0,
24984 
                    'is_floating_block' => 1,
24985 
                    'must_be_hdl_vector' => 1,
24986 
                    'period' => 1,
24987 
                    'port_id' => 0,
24988 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/data_in',
24989 
                    'type' => 'UFix_32_0',
24990 
                  },
24991 
                  'direction' => 'out',
24992 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
24993 
                  'width' => 32,
24994 
                },
24995 
                'to_register23_dout' => {
24996 
                  'attributes' => {
24997 
                    'bin_pt' => 0,
24998 
                    'is_floating_block' => 1,
24999 
                    'must_be_hdl_vector' => 1,
25000 
                    'period' => 1,
25001 
                    'port_id' => 0,
25002 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/dout',
25003 
                    'type' => 'UFix_32_0',
25004 
                  },
25005 
                  'direction' => 'in',
25006 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25007 
                  'width' => 32,
25008 
                },
25009 
                'to_register23_en' => {
25010 
                  'attributes' => {
25011 
                    'bin_pt' => 0,
25012 
                    'is_floating_block' => 1,
25013 
                    'must_be_hdl_vector' => 1,
25014 
                    'period' => 1,
25015 
                    'port_id' => 1,
25016 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register23/en',
25017 
                    'type' => 'Bool',
25018 
                  },
25019 
                  'direction' => 'out',
25020 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25021 
                  'width' => 1,
25022 
                },
25023 
                'to_register24_ce' => {
25024 
                  'attributes' => {
25025 
                    'domain' => '',
25026 
                    'group' => 1,
25027 
                    'isCe' => 1,
25028 
                    'is_floating_block' => 1,
25029 
                    'period' => 1,
25030 
                    'type' => 'logic',
25031 
                  },
25032 
                  'direction' => 'out',
25033 
                  'hdlType' => 'std_logic',
25034 
                  'width' => 1,
25035 
                },
25036 
                'to_register24_clk' => {
25037 
                  'attributes' => {
25038 
                    'domain' => '',
25039 
                    'group' => 1,
25040 
                    'isClk' => 1,
25041 
                    'is_floating_block' => 1,
25042 
                    'period' => 1,
25043 
                    'type' => 'logic',
25044 
                  },
25045 
                  'direction' => 'out',
25046 
                  'hdlType' => 'std_logic',
25047 
                  'width' => 1,
25048 
                },
25049 
                'to_register24_clr' => {
25050 
                  'attributes' => {
25051 
                    'domain' => '',
25052 
                    'group' => 1,
25053 
                    'isClr' => 1,
25054 
                    'is_floating_block' => 1,
25055 
                    'period' => 1,
25056 
                    'type' => 'logic',
25057 
                    'valid_bit_used' => 0,
25058 
                  },
25059 
                  'direction' => 'out',
25060 
                  'hdlType' => 'std_logic',
25061 
                  'width' => 1,
25062 
                },
25063 
                'to_register24_data_in' => {
25064 
                  'attributes' => {
25065 
                    'bin_pt' => 0,
25066 
                    'is_floating_block' => 1,
25067 
                    'must_be_hdl_vector' => 1,
25068 
                    'period' => 1,
25069 
                    'port_id' => 0,
25070 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/data_in',
25071 
                    'type' => 'Bool',
25072 
                  },
25073 
                  'direction' => 'out',
25074 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25075 
                  'width' => 1,
25076 
                },
25077 
                'to_register24_dout' => {
25078 
                  'attributes' => {
25079 
                    'bin_pt' => 0,
25080 
                    'is_floating_block' => 1,
25081 
                    'must_be_hdl_vector' => 1,
25082 
                    'period' => 1,
25083 
                    'port_id' => 0,
25084 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/dout',
25085 
                    'type' => 'Bool',
25086 
                  },
25087 
                  'direction' => 'in',
25088 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25089 
                  'width' => 1,
25090 
                },
25091 
                'to_register24_en' => {
25092 
                  'attributes' => {
25093 
                    'bin_pt' => 0,
25094 
                    'is_floating_block' => 1,
25095 
                    'must_be_hdl_vector' => 1,
25096 
                    'period' => 1,
25097 
                    'port_id' => 1,
25098 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register24/en',
25099 
                    'type' => 'Bool',
25100 
                  },
25101 
                  'direction' => 'out',
25102 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25103 
                  'width' => 1,
25104 
                },
25105 
                'to_register25_ce' => {
25106 
                  'attributes' => {
25107 
                    'domain' => '',
25108 
                    'group' => 1,
25109 
                    'isCe' => 1,
25110 
                    'is_floating_block' => 1,
25111 
                    'period' => 1,
25112 
                    'type' => 'logic',
25113 
                  },
25114 
                  'direction' => 'out',
25115 
                  'hdlType' => 'std_logic',
25116 
                  'width' => 1,
25117 
                },
25118 
                'to_register25_clk' => {
25119 
                  'attributes' => {
25120 
                    'domain' => '',
25121 
                    'group' => 1,
25122 
                    'isClk' => 1,
25123 
                    'is_floating_block' => 1,
25124 
                    'period' => 1,
25125 
                    'type' => 'logic',
25126 
                  },
25127 
                  'direction' => 'out',
25128 
                  'hdlType' => 'std_logic',
25129 
                  'width' => 1,
25130 
                },
25131 
                'to_register25_clr' => {
25132 
                  'attributes' => {
25133 
                    'domain' => '',
25134 
                    'group' => 1,
25135 
                    'isClr' => 1,
25136 
                    'is_floating_block' => 1,
25137 
                    'period' => 1,
25138 
                    'type' => 'logic',
25139 
                    'valid_bit_used' => 0,
25140 
                  },
25141 
                  'direction' => 'out',
25142 
                  'hdlType' => 'std_logic',
25143 
                  'width' => 1,
25144 
                },
25145 
                'to_register25_data_in' => {
25146 
                  'attributes' => {
25147 
                    'bin_pt' => 0,
25148 
                    'is_floating_block' => 1,
25149 
                    'must_be_hdl_vector' => 1,
25150 
                    'period' => 1,
25151 
                    'port_id' => 0,
25152 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/data_in',
25153 
                    'type' => 'UFix_32_0',
25154 
                  },
25155 
                  'direction' => 'out',
25156 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25157 
                  'width' => 32,
25158 
                },
25159 
                'to_register25_dout' => {
25160 
                  'attributes' => {
25161 
                    'bin_pt' => 0,
25162 
                    'is_floating_block' => 1,
25163 
                    'must_be_hdl_vector' => 1,
25164 
                    'period' => 1,
25165 
                    'port_id' => 0,
25166 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/dout',
25167 
                    'type' => 'UFix_32_0',
25168 
                  },
25169 
                  'direction' => 'in',
25170 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25171 
                  'width' => 32,
25172 
                },
25173 
                'to_register25_en' => {
25174 
                  'attributes' => {
25175 
                    'bin_pt' => 0,
25176 
                    'is_floating_block' => 1,
25177 
                    'must_be_hdl_vector' => 1,
25178 
                    'period' => 1,
25179 
                    'port_id' => 1,
25180 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register25/en',
25181 
                    'type' => 'Bool',
25182 
                  },
25183 
                  'direction' => 'out',
25184 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25185 
                  'width' => 1,
25186 
                },
25187 
                'to_register26_ce' => {
25188 
                  'attributes' => {
25189 
                    'domain' => '',
25190 
                    'group' => 1,
25191 
                    'isCe' => 1,
25192 
                    'is_floating_block' => 1,
25193 
                    'period' => 1,
25194 
                    'type' => 'logic',
25195 
                  },
25196 
                  'direction' => 'out',
25197 
                  'hdlType' => 'std_logic',
25198 
                  'width' => 1,
25199 
                },
25200 
                'to_register26_clk' => {
25201 
                  'attributes' => {
25202 
                    'domain' => '',
25203 
                    'group' => 1,
25204 
                    'isClk' => 1,
25205 
                    'is_floating_block' => 1,
25206 
                    'period' => 1,
25207 
                    'type' => 'logic',
25208 
                  },
25209 
                  'direction' => 'out',
25210 
                  'hdlType' => 'std_logic',
25211 
                  'width' => 1,
25212 
                },
25213 
                'to_register26_clr' => {
25214 
                  'attributes' => {
25215 
                    'domain' => '',
25216 
                    'group' => 1,
25217 
                    'isClr' => 1,
25218 
                    'is_floating_block' => 1,
25219 
                    'period' => 1,
25220 
                    'type' => 'logic',
25221 
                    'valid_bit_used' => 0,
25222 
                  },
25223 
                  'direction' => 'out',
25224 
                  'hdlType' => 'std_logic',
25225 
                  'width' => 1,
25226 
                },
25227 
                'to_register26_data_in' => {
25228 
                  'attributes' => {
25229 
                    'bin_pt' => 0,
25230 
                    'is_floating_block' => 1,
25231 
                    'must_be_hdl_vector' => 1,
25232 
                    'period' => 1,
25233 
                    'port_id' => 0,
25234 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/data_in',
25235 
                    'type' => 'Bool',
25236 
                  },
25237 
                  'direction' => 'out',
25238 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25239 
                  'width' => 1,
25240 
                },
25241 
                'to_register26_dout' => {
25242 
                  'attributes' => {
25243 
                    'bin_pt' => 0,
25244 
                    'is_floating_block' => 1,
25245 
                    'must_be_hdl_vector' => 1,
25246 
                    'period' => 1,
25247 
                    'port_id' => 0,
25248 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/dout',
25249 
                    'type' => 'Bool',
25250 
                  },
25251 
                  'direction' => 'in',
25252 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25253 
                  'width' => 1,
25254 
                },
25255 
                'to_register26_en' => {
25256 
                  'attributes' => {
25257 
                    'bin_pt' => 0,
25258 
                    'is_floating_block' => 1,
25259 
                    'must_be_hdl_vector' => 1,
25260 
                    'period' => 1,
25261 
                    'port_id' => 1,
25262 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register26/en',
25263 
                    'type' => 'Bool',
25264 
                  },
25265 
                  'direction' => 'out',
25266 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25267 
                  'width' => 1,
25268 
                },
25269 
                'to_register27_ce' => {
25270 
                  'attributes' => {
25271 
                    'domain' => '',
25272 
                    'group' => 1,
25273 
                    'isCe' => 1,
25274 
                    'is_floating_block' => 1,
25275 
                    'period' => 1,
25276 
                    'type' => 'logic',
25277 
                  },
25278 
                  'direction' => 'out',
25279 
                  'hdlType' => 'std_logic',
25280 
                  'width' => 1,
25281 
                },
25282 
                'to_register27_clk' => {
25283 
                  'attributes' => {
25284 
                    'domain' => '',
25285 
                    'group' => 1,
25286 
                    'isClk' => 1,
25287 
                    'is_floating_block' => 1,
25288 
                    'period' => 1,
25289 
                    'type' => 'logic',
25290 
                  },
25291 
                  'direction' => 'out',
25292 
                  'hdlType' => 'std_logic',
25293 
                  'width' => 1,
25294 
                },
25295 
                'to_register27_clr' => {
25296 
                  'attributes' => {
25297 
                    'domain' => '',
25298 
                    'group' => 1,
25299 
                    'isClr' => 1,
25300 
                    'is_floating_block' => 1,
25301 
                    'period' => 1,
25302 
                    'type' => 'logic',
25303 
                    'valid_bit_used' => 0,
25304 
                  },
25305 
                  'direction' => 'out',
25306 
                  'hdlType' => 'std_logic',
25307 
                  'width' => 1,
25308 
                },
25309 
                'to_register27_data_in' => {
25310 
                  'attributes' => {
25311 
                    'bin_pt' => 0,
25312 
                    'is_floating_block' => 1,
25313 
                    'must_be_hdl_vector' => 1,
25314 
                    'period' => 1,
25315 
                    'port_id' => 0,
25316 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/data_in',
25317 
                    'type' => 'UFix_32_0',
25318 
                  },
25319 
                  'direction' => 'out',
25320 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25321 
                  'width' => 32,
25322 
                },
25323 
                'to_register27_dout' => {
25324 
                  'attributes' => {
25325 
                    'bin_pt' => 0,
25326 
                    'is_floating_block' => 1,
25327 
                    'must_be_hdl_vector' => 1,
25328 
                    'period' => 1,
25329 
                    'port_id' => 0,
25330 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/dout',
25331 
                    'type' => 'UFix_32_0',
25332 
                  },
25333 
                  'direction' => 'in',
25334 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25335 
                  'width' => 32,
25336 
                },
25337 
                'to_register27_en' => {
25338 
                  'attributes' => {
25339 
                    'bin_pt' => 0,
25340 
                    'is_floating_block' => 1,
25341 
                    'must_be_hdl_vector' => 1,
25342 
                    'period' => 1,
25343 
                    'port_id' => 1,
25344 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register27/en',
25345 
                    'type' => 'Bool',
25346 
                  },
25347 
                  'direction' => 'out',
25348 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25349 
                  'width' => 1,
25350 
                },
25351 
                'to_register2_ce' => {
25352 
                  'attributes' => {
25353 
                    'domain' => '',
25354 
                    'group' => 1,
25355 
                    'isCe' => 1,
25356 
                    'is_floating_block' => 1,
25357 
                    'period' => 1,
25358 
                    'type' => 'logic',
25359 
                  },
25360 
                  'direction' => 'out',
25361 
                  'hdlType' => 'std_logic',
25362 
                  'width' => 1,
25363 
                },
25364 
                'to_register2_clk' => {
25365 
                  'attributes' => {
25366 
                    'domain' => '',
25367 
                    'group' => 1,
25368 
                    'isClk' => 1,
25369 
                    'is_floating_block' => 1,
25370 
                    'period' => 1,
25371 
                    'type' => 'logic',
25372 
                  },
25373 
                  'direction' => 'out',
25374 
                  'hdlType' => 'std_logic',
25375 
                  'width' => 1,
25376 
                },
25377 
                'to_register2_clr' => {
25378 
                  'attributes' => {
25379 
                    'domain' => '',
25380 
                    'group' => 1,
25381 
                    'isClr' => 1,
25382 
                    'is_floating_block' => 1,
25383 
                    'period' => 1,
25384 
                    'type' => 'logic',
25385 
                    'valid_bit_used' => 0,
25386 
                  },
25387 
                  'direction' => 'out',
25388 
                  'hdlType' => 'std_logic',
25389 
                  'width' => 1,
25390 
                },
25391 
                'to_register2_data_in' => {
25392 
                  'attributes' => {
25393 
                    'bin_pt' => 0,
25394 
                    'is_floating_block' => 1,
25395 
                    'must_be_hdl_vector' => 1,
25396 
                    'period' => 1,
25397 
                    'port_id' => 0,
25398 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/data_in',
25399 
                    'type' => 'UFix_32_0',
25400 
                  },
25401 
                  'direction' => 'out',
25402 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25403 
                  'width' => 32,
25404 
                },
25405 
                'to_register2_dout' => {
25406 
                  'attributes' => {
25407 
                    'bin_pt' => 0,
25408 
                    'is_floating_block' => 1,
25409 
                    'must_be_hdl_vector' => 1,
25410 
                    'period' => 1,
25411 
                    'port_id' => 0,
25412 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/dout',
25413 
                    'type' => 'UFix_32_0',
25414 
                  },
25415 
                  'direction' => 'in',
25416 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25417 
                  'width' => 32,
25418 
                },
25419 
                'to_register2_en' => {
25420 
                  'attributes' => {
25421 
                    'bin_pt' => 0,
25422 
                    'is_floating_block' => 1,
25423 
                    'must_be_hdl_vector' => 1,
25424 
                    'period' => 1,
25425 
                    'port_id' => 1,
25426 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register2/en',
25427 
                    'type' => 'Bool',
25428 
                  },
25429 
                  'direction' => 'out',
25430 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25431 
                  'width' => 1,
25432 
                },
25433 
                'to_register3_ce' => {
25434 
                  'attributes' => {
25435 
                    'domain' => '',
25436 
                    'group' => 1,
25437 
                    'isCe' => 1,
25438 
                    'is_floating_block' => 1,
25439 
                    'period' => 1,
25440 
                    'type' => 'logic',
25441 
                  },
25442 
                  'direction' => 'out',
25443 
                  'hdlType' => 'std_logic',
25444 
                  'width' => 1,
25445 
                },
25446 
                'to_register3_clk' => {
25447 
                  'attributes' => {
25448 
                    'domain' => '',
25449 
                    'group' => 1,
25450 
                    'isClk' => 1,
25451 
                    'is_floating_block' => 1,
25452 
                    'period' => 1,
25453 
                    'type' => 'logic',
25454 
                  },
25455 
                  'direction' => 'out',
25456 
                  'hdlType' => 'std_logic',
25457 
                  'width' => 1,
25458 
                },
25459 
                'to_register3_clr' => {
25460 
                  'attributes' => {
25461 
                    'domain' => '',
25462 
                    'group' => 1,
25463 
                    'isClr' => 1,
25464 
                    'is_floating_block' => 1,
25465 
                    'period' => 1,
25466 
                    'type' => 'logic',
25467 
                    'valid_bit_used' => 0,
25468 
                  },
25469 
                  'direction' => 'out',
25470 
                  'hdlType' => 'std_logic',
25471 
                  'width' => 1,
25472 
                },
25473 
                'to_register3_data_in' => {
25474 
                  'attributes' => {
25475 
                    'bin_pt' => 0,
25476 
                    'is_floating_block' => 1,
25477 
                    'must_be_hdl_vector' => 1,
25478 
                    'period' => 1,
25479 
                    'port_id' => 0,
25480 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/data_in',
25481 
                    'type' => 'UFix_32_0',
25482 
                  },
25483 
                  'direction' => 'out',
25484 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25485 
                  'width' => 32,
25486 
                },
25487 
                'to_register3_dout' => {
25488 
                  'attributes' => {
25489 
                    'bin_pt' => 0,
25490 
                    'is_floating_block' => 1,
25491 
                    'must_be_hdl_vector' => 1,
25492 
                    'period' => 1,
25493 
                    'port_id' => 0,
25494 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/dout',
25495 
                    'type' => 'UFix_32_0',
25496 
                  },
25497 
                  'direction' => 'in',
25498 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25499 
                  'width' => 32,
25500 
                },
25501 
                'to_register3_en' => {
25502 
                  'attributes' => {
25503 
                    'bin_pt' => 0,
25504 
                    'is_floating_block' => 1,
25505 
                    'must_be_hdl_vector' => 1,
25506 
                    'period' => 1,
25507 
                    'port_id' => 1,
25508 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register3/en',
25509 
                    'type' => 'Bool',
25510 
                  },
25511 
                  'direction' => 'out',
25512 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25513 
                  'width' => 1,
25514 
                },
25515 
                'to_register4_ce' => {
25516 
                  'attributes' => {
25517 
                    'domain' => '',
25518 
                    'group' => 1,
25519 
                    'isCe' => 1,
25520 
                    'is_floating_block' => 1,
25521 
                    'period' => 1,
25522 
                    'type' => 'logic',
25523 
                  },
25524 
                  'direction' => 'out',
25525 
                  'hdlType' => 'std_logic',
25526 
                  'width' => 1,
25527 
                },
25528 
                'to_register4_clk' => {
25529 
                  'attributes' => {
25530 
                    'domain' => '',
25531 
                    'group' => 1,
25532 
                    'isClk' => 1,
25533 
                    'is_floating_block' => 1,
25534 
                    'period' => 1,
25535 
                    'type' => 'logic',
25536 
                  },
25537 
                  'direction' => 'out',
25538 
                  'hdlType' => 'std_logic',
25539 
                  'width' => 1,
25540 
                },
25541 
                'to_register4_clr' => {
25542 
                  'attributes' => {
25543 
                    'domain' => '',
25544 
                    'group' => 1,
25545 
                    'isClr' => 1,
25546 
                    'is_floating_block' => 1,
25547 
                    'period' => 1,
25548 
                    'type' => 'logic',
25549 
                    'valid_bit_used' => 0,
25550 
                  },
25551 
                  'direction' => 'out',
25552 
                  'hdlType' => 'std_logic',
25553 
                  'width' => 1,
25554 
                },
25555 
                'to_register4_data_in' => {
25556 
                  'attributes' => {
25557 
                    'bin_pt' => 0,
25558 
                    'is_floating_block' => 1,
25559 
                    'must_be_hdl_vector' => 1,
25560 
                    'period' => 1,
25561 
                    'port_id' => 0,
25562 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/data_in',
25563 
                    'type' => 'Bool',
25564 
                  },
25565 
                  'direction' => 'out',
25566 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25567 
                  'width' => 1,
25568 
                },
25569 
                'to_register4_dout' => {
25570 
                  'attributes' => {
25571 
                    'bin_pt' => 0,
25572 
                    'is_floating_block' => 1,
25573 
                    'must_be_hdl_vector' => 1,
25574 
                    'period' => 1,
25575 
                    'port_id' => 0,
25576 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/dout',
25577 
                    'type' => 'Bool',
25578 
                  },
25579 
                  'direction' => 'in',
25580 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25581 
                  'width' => 1,
25582 
                },
25583 
                'to_register4_en' => {
25584 
                  'attributes' => {
25585 
                    'bin_pt' => 0,
25586 
                    'is_floating_block' => 1,
25587 
                    'must_be_hdl_vector' => 1,
25588 
                    'period' => 1,
25589 
                    'port_id' => 1,
25590 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register4/en',
25591 
                    'type' => 'Bool',
25592 
                  },
25593 
                  'direction' => 'out',
25594 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25595 
                  'width' => 1,
25596 
                },
25597 
                'to_register5_ce' => {
25598 
                  'attributes' => {
25599 
                    'domain' => '',
25600 
                    'group' => 1,
25601 
                    'isCe' => 1,
25602 
                    'is_floating_block' => 1,
25603 
                    'period' => 1,
25604 
                    'type' => 'logic',
25605 
                  },
25606 
                  'direction' => 'out',
25607 
                  'hdlType' => 'std_logic',
25608 
                  'width' => 1,
25609 
                },
25610 
                'to_register5_clk' => {
25611 
                  'attributes' => {
25612 
                    'domain' => '',
25613 
                    'group' => 1,
25614 
                    'isClk' => 1,
25615 
                    'is_floating_block' => 1,
25616 
                    'period' => 1,
25617 
                    'type' => 'logic',
25618 
                  },
25619 
                  'direction' => 'out',
25620 
                  'hdlType' => 'std_logic',
25621 
                  'width' => 1,
25622 
                },
25623 
                'to_register5_clr' => {
25624 
                  'attributes' => {
25625 
                    'domain' => '',
25626 
                    'group' => 1,
25627 
                    'isClr' => 1,
25628 
                    'is_floating_block' => 1,
25629 
                    'period' => 1,
25630 
                    'type' => 'logic',
25631 
                    'valid_bit_used' => 0,
25632 
                  },
25633 
                  'direction' => 'out',
25634 
                  'hdlType' => 'std_logic',
25635 
                  'width' => 1,
25636 
                },
25637 
                'to_register5_data_in' => {
25638 
                  'attributes' => {
25639 
                    'bin_pt' => 0,
25640 
                    'is_floating_block' => 1,
25641 
                    'must_be_hdl_vector' => 1,
25642 
                    'period' => 1,
25643 
                    'port_id' => 0,
25644 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/data_in',
25645 
                    'type' => 'Bool',
25646 
                  },
25647 
                  'direction' => 'out',
25648 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25649 
                  'width' => 1,
25650 
                },
25651 
                'to_register5_dout' => {
25652 
                  'attributes' => {
25653 
                    'bin_pt' => 0,
25654 
                    'is_floating_block' => 1,
25655 
                    'must_be_hdl_vector' => 1,
25656 
                    'period' => 1,
25657 
                    'port_id' => 0,
25658 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/dout',
25659 
                    'type' => 'Bool',
25660 
                  },
25661 
                  'direction' => 'in',
25662 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25663 
                  'width' => 1,
25664 
                },
25665 
                'to_register5_en' => {
25666 
                  'attributes' => {
25667 
                    'bin_pt' => 0,
25668 
                    'is_floating_block' => 1,
25669 
                    'must_be_hdl_vector' => 1,
25670 
                    'period' => 1,
25671 
                    'port_id' => 1,
25672 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register5/en',
25673 
                    'type' => 'Bool',
25674 
                  },
25675 
                  'direction' => 'out',
25676 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25677 
                  'width' => 1,
25678 
                },
25679 
                'to_register6_ce' => {
25680 
                  'attributes' => {
25681 
                    'domain' => '',
25682 
                    'group' => 1,
25683 
                    'isCe' => 1,
25684 
                    'is_floating_block' => 1,
25685 
                    'period' => 1,
25686 
                    'type' => 'logic',
25687 
                  },
25688 
                  'direction' => 'out',
25689 
                  'hdlType' => 'std_logic',
25690 
                  'width' => 1,
25691 
                },
25692 
                'to_register6_clk' => {
25693 
                  'attributes' => {
25694 
                    'domain' => '',
25695 
                    'group' => 1,
25696 
                    'isClk' => 1,
25697 
                    'is_floating_block' => 1,
25698 
                    'period' => 1,
25699 
                    'type' => 'logic',
25700 
                  },
25701 
                  'direction' => 'out',
25702 
                  'hdlType' => 'std_logic',
25703 
                  'width' => 1,
25704 
                },
25705 
                'to_register6_clr' => {
25706 
                  'attributes' => {
25707 
                    'domain' => '',
25708 
                    'group' => 1,
25709 
                    'isClr' => 1,
25710 
                    'is_floating_block' => 1,
25711 
                    'period' => 1,
25712 
                    'type' => 'logic',
25713 
                    'valid_bit_used' => 0,
25714 
                  },
25715 
                  'direction' => 'out',
25716 
                  'hdlType' => 'std_logic',
25717 
                  'width' => 1,
25718 
                },
25719 
                'to_register6_data_in' => {
25720 
                  'attributes' => {
25721 
                    'bin_pt' => 0,
25722 
                    'is_floating_block' => 1,
25723 
                    'must_be_hdl_vector' => 1,
25724 
                    'period' => 1,
25725 
                    'port_id' => 0,
25726 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/data_in',
25727 
                    'type' => 'UFix_32_0',
25728 
                  },
25729 
                  'direction' => 'out',
25730 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25731 
                  'width' => 32,
25732 
                },
25733 
                'to_register6_dout' => {
25734 
                  'attributes' => {
25735 
                    'bin_pt' => 0,
25736 
                    'is_floating_block' => 1,
25737 
                    'must_be_hdl_vector' => 1,
25738 
                    'period' => 1,
25739 
                    'port_id' => 0,
25740 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/dout',
25741 
                    'type' => 'UFix_32_0',
25742 
                  },
25743 
                  'direction' => 'in',
25744 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25745 
                  'width' => 32,
25746 
                },
25747 
                'to_register6_en' => {
25748 
                  'attributes' => {
25749 
                    'bin_pt' => 0,
25750 
                    'is_floating_block' => 1,
25751 
                    'must_be_hdl_vector' => 1,
25752 
                    'period' => 1,
25753 
                    'port_id' => 1,
25754 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register6/en',
25755 
                    'type' => 'Bool',
25756 
                  },
25757 
                  'direction' => 'out',
25758 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25759 
                  'width' => 1,
25760 
                },
25761 
                'to_register7_ce' => {
25762 
                  'attributes' => {
25763 
                    'domain' => '',
25764 
                    'group' => 1,
25765 
                    'isCe' => 1,
25766 
                    'is_floating_block' => 1,
25767 
                    'period' => 1,
25768 
                    'type' => 'logic',
25769 
                  },
25770 
                  'direction' => 'out',
25771 
                  'hdlType' => 'std_logic',
25772 
                  'width' => 1,
25773 
                },
25774 
                'to_register7_clk' => {
25775 
                  'attributes' => {
25776 
                    'domain' => '',
25777 
                    'group' => 1,
25778 
                    'isClk' => 1,
25779 
                    'is_floating_block' => 1,
25780 
                    'period' => 1,
25781 
                    'type' => 'logic',
25782 
                  },
25783 
                  'direction' => 'out',
25784 
                  'hdlType' => 'std_logic',
25785 
                  'width' => 1,
25786 
                },
25787 
                'to_register7_clr' => {
25788 
                  'attributes' => {
25789 
                    'domain' => '',
25790 
                    'group' => 1,
25791 
                    'isClr' => 1,
25792 
                    'is_floating_block' => 1,
25793 
                    'period' => 1,
25794 
                    'type' => 'logic',
25795 
                    'valid_bit_used' => 0,
25796 
                  },
25797 
                  'direction' => 'out',
25798 
                  'hdlType' => 'std_logic',
25799 
                  'width' => 1,
25800 
                },
25801 
                'to_register7_data_in' => {
25802 
                  'attributes' => {
25803 
                    'bin_pt' => 0,
25804 
                    'is_floating_block' => 1,
25805 
                    'must_be_hdl_vector' => 1,
25806 
                    'period' => 1,
25807 
                    'port_id' => 0,
25808 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/data_in',
25809 
                    'type' => 'Bool',
25810 
                  },
25811 
                  'direction' => 'out',
25812 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25813 
                  'width' => 1,
25814 
                },
25815 
                'to_register7_dout' => {
25816 
                  'attributes' => {
25817 
                    'bin_pt' => 0,
25818 
                    'is_floating_block' => 1,
25819 
                    'must_be_hdl_vector' => 1,
25820 
                    'period' => 1,
25821 
                    'port_id' => 0,
25822 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/dout',
25823 
                    'type' => 'Bool',
25824 
                  },
25825 
                  'direction' => 'in',
25826 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25827 
                  'width' => 1,
25828 
                },
25829 
                'to_register7_en' => {
25830 
                  'attributes' => {
25831 
                    'bin_pt' => 0,
25832 
                    'is_floating_block' => 1,
25833 
                    'must_be_hdl_vector' => 1,
25834 
                    'period' => 1,
25835 
                    'port_id' => 1,
25836 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register7/en',
25837 
                    'type' => 'Bool',
25838 
                  },
25839 
                  'direction' => 'out',
25840 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25841 
                  'width' => 1,
25842 
                },
25843 
                'to_register8_ce' => {
25844 
                  'attributes' => {
25845 
                    'domain' => '',
25846 
                    'group' => 1,
25847 
                    'isCe' => 1,
25848 
                    'is_floating_block' => 1,
25849 
                    'period' => 1,
25850 
                    'type' => 'logic',
25851 
                  },
25852 
                  'direction' => 'out',
25853 
                  'hdlType' => 'std_logic',
25854 
                  'width' => 1,
25855 
                },
25856 
                'to_register8_clk' => {
25857 
                  'attributes' => {
25858 
                    'domain' => '',
25859 
                    'group' => 1,
25860 
                    'isClk' => 1,
25861 
                    'is_floating_block' => 1,
25862 
                    'period' => 1,
25863 
                    'type' => 'logic',
25864 
                  },
25865 
                  'direction' => 'out',
25866 
                  'hdlType' => 'std_logic',
25867 
                  'width' => 1,
25868 
                },
25869 
                'to_register8_clr' => {
25870 
                  'attributes' => {
25871 
                    'domain' => '',
25872 
                    'group' => 1,
25873 
                    'isClr' => 1,
25874 
                    'is_floating_block' => 1,
25875 
                    'period' => 1,
25876 
                    'type' => 'logic',
25877 
                    'valid_bit_used' => 0,
25878 
                  },
25879 
                  'direction' => 'out',
25880 
                  'hdlType' => 'std_logic',
25881 
                  'width' => 1,
25882 
                },
25883 
                'to_register8_data_in' => {
25884 
                  'attributes' => {
25885 
                    'bin_pt' => 0,
25886 
                    'is_floating_block' => 1,
25887 
                    'must_be_hdl_vector' => 1,
25888 
                    'period' => 1,
25889 
                    'port_id' => 0,
25890 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/data_in',
25891 
                    'type' => 'UFix_32_0',
25892 
                  },
25893 
                  'direction' => 'out',
25894 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25895 
                  'width' => 32,
25896 
                },
25897 
                'to_register8_dout' => {
25898 
                  'attributes' => {
25899 
                    'bin_pt' => 0,
25900 
                    'is_floating_block' => 1,
25901 
                    'must_be_hdl_vector' => 1,
25902 
                    'period' => 1,
25903 
                    'port_id' => 0,
25904 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/dout',
25905 
                    'type' => 'UFix_32_0',
25906 
                  },
25907 
                  'direction' => 'in',
25908 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25909 
                  'width' => 32,
25910 
                },
25911 
                'to_register8_en' => {
25912 
                  'attributes' => {
25913 
                    'bin_pt' => 0,
25914 
                    'is_floating_block' => 1,
25915 
                    'must_be_hdl_vector' => 1,
25916 
                    'period' => 1,
25917 
                    'port_id' => 1,
25918 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register8/en',
25919 
                    'type' => 'Bool',
25920 
                  },
25921 
                  'direction' => 'out',
25922 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
25923 
                  'width' => 1,
25924 
                },
25925 
                'to_register9_ce' => {
25926 
                  'attributes' => {
25927 
                    'domain' => '',
25928 
                    'group' => 1,
25929 
                    'isCe' => 1,
25930 
                    'is_floating_block' => 1,
25931 
                    'period' => 1,
25932 
                    'type' => 'logic',
25933 
                  },
25934 
                  'direction' => 'out',
25935 
                  'hdlType' => 'std_logic',
25936 
                  'width' => 1,
25937 
                },
25938 
                'to_register9_clk' => {
25939 
                  'attributes' => {
25940 
                    'domain' => '',
25941 
                    'group' => 1,
25942 
                    'isClk' => 1,
25943 
                    'is_floating_block' => 1,
25944 
                    'period' => 1,
25945 
                    'type' => 'logic',
25946 
                  },
25947 
                  'direction' => 'out',
25948 
                  'hdlType' => 'std_logic',
25949 
                  'width' => 1,
25950 
                },
25951 
                'to_register9_clr' => {
25952 
                  'attributes' => {
25953 
                    'domain' => '',
25954 
                    'group' => 1,
25955 
                    'isClr' => 1,
25956 
                    'is_floating_block' => 1,
25957 
                    'period' => 1,
25958 
                    'type' => 'logic',
25959 
                    'valid_bit_used' => 0,
25960 
                  },
25961 
                  'direction' => 'out',
25962 
                  'hdlType' => 'std_logic',
25963 
                  'width' => 1,
25964 
                },
25965 
                'to_register9_data_in' => {
25966 
                  'attributes' => {
25967 
                    'bin_pt' => 0,
25968 
                    'is_floating_block' => 1,
25969 
                    'must_be_hdl_vector' => 1,
25970 
                    'period' => 1,
25971 
                    'port_id' => 0,
25972 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/data_in',
25973 
                    'type' => 'UFix_32_0',
25974 
                  },
25975 
                  'direction' => 'out',
25976 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25977 
                  'width' => 32,
25978 
                },
25979 
                'to_register9_dout' => {
25980 
                  'attributes' => {
25981 
                    'bin_pt' => 0,
25982 
                    'is_floating_block' => 1,
25983 
                    'must_be_hdl_vector' => 1,
25984 
                    'period' => 1,
25985 
                    'port_id' => 0,
25986 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/dout',
25987 
                    'type' => 'UFix_32_0',
25988 
                  },
25989 
                  'direction' => 'in',
25990 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
25991 
                  'width' => 32,
25992 
                },
25993 
                'to_register9_en' => {
25994 
                  'attributes' => {
25995 
                    'bin_pt' => 0,
25996 
                    'is_floating_block' => 1,
25997 
                    'must_be_hdl_vector' => 1,
25998 
                    'period' => 1,
25999 
                    'port_id' => 1,
26000 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register9/en',
26001 
                    'type' => 'Bool',
26002 
                  },
26003 
                  'direction' => 'out',
26004 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
26005 
                  'width' => 1,
26006 
                },
26007 
                'to_register_ce' => {
26008 
                  'attributes' => {
26009 
                    'domain' => '',
26010 
                    'group' => 1,
26011 
                    'isCe' => 1,
26012 
                    'is_floating_block' => 1,
26013 
                    'period' => 1,
26014 
                    'type' => 'logic',
26015 
                  },
26016 
                  'direction' => 'out',
26017 
                  'hdlType' => 'std_logic',
26018 
                  'width' => 1,
26019 
                },
26020 
                'to_register_clk' => {
26021 
                  'attributes' => {
26022 
                    'domain' => '',
26023 
                    'group' => 1,
26024 
                    'isClk' => 1,
26025 
                    'is_floating_block' => 1,
26026 
                    'period' => 1,
26027 
                    'type' => 'logic',
26028 
                  },
26029 
                  'direction' => 'out',
26030 
                  'hdlType' => 'std_logic',
26031 
                  'width' => 1,
26032 
                },
26033 
                'to_register_clr' => {
26034 
                  'attributes' => {
26035 
                    'domain' => '',
26036 
                    'group' => 1,
26037 
                    'isClr' => 1,
26038 
                    'is_floating_block' => 1,
26039 
                    'period' => 1,
26040 
                    'type' => 'logic',
26041 
                    'valid_bit_used' => 0,
26042 
                  },
26043 
                  'direction' => 'out',
26044 
                  'hdlType' => 'std_logic',
26045 
                  'width' => 1,
26046 
                },
26047 
                'to_register_data_in' => {
26048 
                  'attributes' => {
26049 
                    'bin_pt' => 0,
26050 
                    'is_floating_block' => 1,
26051 
                    'must_be_hdl_vector' => 1,
26052 
                    'period' => 1,
26053 
                    'port_id' => 0,
26054 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/data_in',
26055 
                    'type' => 'UFix_32_0',
26056 
                  },
26057 
                  'direction' => 'out',
26058 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
26059 
                  'width' => 32,
26060 
                },
26061 
                'to_register_dout' => {
26062 
                  'attributes' => {
26063 
                    'bin_pt' => 0,
26064 
                    'is_floating_block' => 1,
26065 
                    'must_be_hdl_vector' => 1,
26066 
                    'period' => 1,
26067 
                    'port_id' => 0,
26068 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/dout',
26069 
                    'type' => 'UFix_32_0',
26070 
                  },
26071 
                  'direction' => 'in',
26072 
                  'hdlType' => 'std_logic_vector(31 downto 0)',
26073 
                  'width' => 32,
26074 
                },
26075 
                'to_register_en' => {
26076 
                  'attributes' => {
26077 
                    'bin_pt' => 0,
26078 
                    'is_floating_block' => 1,
26079 
                    'must_be_hdl_vector' => 1,
26080 
                    'period' => 1,
26081 
                    'port_id' => 1,
26082 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/To Register/en',
26083 
                    'type' => 'Bool',
26084 
                  },
26085 
                  'direction' => 'out',
26086 
                  'hdlType' => 'std_logic_vector(0 downto 0)',
26087 
                  'width' => 1,
26088 
                },
26089 
                'user_int_1o' => {
26090 
                  'attributes' => {
26091 
                    'bin_pt' => 0,
26092 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
26093 
                    'is_floating_block' => 1,
26094 
                    'is_gateway_port' => 1,
26095 
                    'must_be_hdl_vector' => 1,
26096 
                    'period' => 1,
26097 
                    'port_id' => 0,
26098 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o/user_int_1o',
26099 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_1o',
26100 
                    'timingConstraint' => 'none',
26101 
                    'type' => 'Bool',
26102 
                  },
26103 
                  'direction' => 'out',
26104 
                  'hdlType' => 'std_logic',
26105 
                  'width' => 1,
26106 
                },
26107 
                'user_int_2o' => {
26108 
                  'attributes' => {
26109 
                    'bin_pt' => 0,
26110 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
26111 
                    'is_floating_block' => 1,
26112 
                    'is_gateway_port' => 1,
26113 
                    'must_be_hdl_vector' => 1,
26114 
                    'period' => 1,
26115 
                    'port_id' => 0,
26116 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o/user_int_2o',
26117 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_2o',
26118 
                    'timingConstraint' => 'none',
26119 
                    'type' => 'Bool',
26120 
                  },
26121 
                  'direction' => 'out',
26122 
                  'hdlType' => 'std_logic',
26123 
                  'width' => 1,
26124 
                },
26125 
                'user_int_3o' => {
26126 
                  'attributes' => {
26127 
                    'bin_pt' => 0,
26128 
                    'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
26129 
                    'is_floating_block' => 1,
26130 
                    'is_gateway_port' => 1,
26131 
                    'must_be_hdl_vector' => 1,
26132 
                    'period' => 1,
26133 
                    'port_id' => 0,
26134 
                    'simulinkName' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o/user_int_3o',
26135 
                    'source_block' => 'PCIe_UserLogic_00/USER_LOGIC/user_int_3o',
26136 
                    'timingConstraint' => 'none',
26137 
                    'type' => 'Bool',
26138 
                  },
26139 
                  'direction' => 'out',
26140 
                  'hdlType' => 'std_logic',
26141 
                  'width' => 1,
26142 
                },
26143 
              },
26144 
              'subblocks' => {
26145 
                'default_clock_driver_x0' => {
26146 
                  'connections' => {
26147 
                    'ce_1' => 'ce_1_sg_x0',
26148 
                    'clk_1' => 'clk_1_sg_x0',
26149 
                    'sysce' => [
26150 
                      'constant',
26151 
                      '\'1\'',
26152 
                    ],
26153 
                    'sysce_clr' => [
26154 
                      'constant',
26155 
                      '\'0\'',
26156 
                    ],
26157 
                    'sysclk' => 'clkNet',
26158 
                  },
26159 
                  'entity' => {
26160 
                    'attributes' => {
26161 
                      'domain' => 'default',
26162 
                      'hdlArchAttributes' => [
26163 
                        [
26164 
                          'syn_noprune',
26165 
                          'boolean',
26166 
                          'true',
26167 
                        ],
26168 
                        [
26169 
                          'optimize_primitives',
26170 
                          'boolean',
26171 
                          'false',
26172 
                        ],
26173 
                        [
26174 
                          'dont_touch',
26175 
                          'boolean',
26176 
                          'true',
26177 
                        ],
26178 
                      ],
26179 
                      'hdlEntityAttributes' => [
26180 
                      ],
26181 
                      'isClkDriver' => 1,
26182 
                    },
26183 
                    'entityName' => 'default_clock_driver',
26184 
                    'ports' => {
26185 
                      'ce_1' => {
26186 
                        'attributes' => {
26187 
                          'domain' => 'default',
26188 
                          'group' => 1,
26189 
                          'isCe' => 1,
26190 
                          'period' => 1,
26191 
                          'type' => 'logic',
26192 
                        },
26193 
                        'direction' => 'out',
26194 
                        'hdlType' => 'std_logic',
26195 
                        'width' => 1,
26196 
                      },
26197 
                      'clk_1' => {
26198 
                        'attributes' => {
26199 
                          'domain' => 'default',
26200 
                          'group' => 1,
26201 
                          'isClk' => 1,
26202 
                          'period' => 1,
26203 
                          'type' => 'logic',
26204 
                        },
26205 
                        'direction' => 'out',
26206 
                        'hdlType' => 'std_logic',
26207 
                        'width' => 1,
26208 
                      },
26209 
                      'sysce' => {
26210 
                        'attributes' => {
26211 
                          'group' => 6,
26212 
                          'isCe' => 1,
26213 
                          'period' => 1,
26214 
                        },
26215 
                        'direction' => 'in',
26216 
                        'hdlType' => 'std_logic',
26217 
                        'width' => 1,
26218 
                      },
26219 
                      'sysce_clr' => {
26220 
                        'attributes' => {
26221 
                          'group' => 6,
26222 
                          'isClr' => 1,
26223 
                          'period' => 1,
26224 
                        },
26225 
                        'direction' => 'in',
26226 
                        'hdlType' => 'std_logic',
26227 
                        'width' => 1,
26228 
                      },
26229 
                      'sysclk' => {
26230 
                        'attributes' => {
26231 
                          'group' => 6,
26232 
                          'isClk' => 1,
26233 
                          'period' => 1,
26234 
                        },
26235 
                        'direction' => 'in',
26236 
                        'hdlType' => 'std_logic',
26237 
                        'width' => 1,
26238 
                      },
26239 
                    },
26240 
                  },
26241 
                  'entityName' => 'default_clock_driver',
26242 
                },
26243 
                'persistentdff_inst' => {
26244 
                  'connections' => {
26245 
                    'clk' => 'clkNet',
26246 
                    'd' => 'persistentdff_inst_q',
26247 
                    'q' => 'persistentdff_inst_q',
26248 
                  },
26249 
                  'entity' => {
26250 
                    'attributes' => {
26251 
                      'entityAlreadyNetlisted' => 1,
26252 
                      'hdlCompAttributes' => [
26253 
                        [
26254 
                          'syn_black_box',
26255 
                          'boolean',
26256 
                          'true',
26257 
                        ],
26258 
                        [
26259 
                          'box_type',
26260 
                          'string',
26261 
                          '"black_box"',
26262 
                        ],
26263 
                      ],
26264 
                      'is_persistent_dff' => 1,
26265 
                      'needsComponentDeclaration' => 1,
26266 
                    },
26267 
                    'entityName' => 'xlpersistentdff',
26268 
                    'ports' => {
26269 
                      'clk' => {
26270 
                        'direction' => 'in',
26271 
                        'hdlType' => 'std_logic',
26272 
                        'width' => 1,
26273 
                      },
26274 
                      'd' => {
26275 
                        'direction' => 'in',
26276 
                        'hdlType' => 'std_logic',
26277 
                        'width' => 1,
26278 
                      },
26279 
                      'q' => {
26280 
                        'direction' => 'out',
26281 
                        'hdlType' => 'std_logic',
26282 
                        'width' => 1,
26283 
                      },
26284 
                    },
26285 
                  },
26286 
                  'entityName' => 'xlpersistentdff',
26287 
                },
26288 
                'user_logic_x0' => {
26289 
                  'connections' => {
26290 
                    'bram_rd_addr' => 'bram_rd_addr_net',
26291 
                    'bram_rd_dout' => 'bram_rd_dout_net',
26292 
                    'bram_wr_addr' => 'bram_wr_addr_net',
26293 
                    'bram_wr_din' => 'bram_wr_din_net',
26294 
                    'bram_wr_en' => 'bram_wr_en_net',
26295 
                    'ce_1' => 'ce_1_sg_x0',
26296 
                    'clk_1' => 'clk_1_sg_x0',
26297 
                    'data_in' => 'data_in_net',
26298 
                    'data_in_x0' => 'data_in_x0_net',
26299 
                    'data_in_x1' => 'data_in_x1_net',
26300 
                    'data_in_x10' => 'data_in_x10_net',
26301 
                    'data_in_x11' => 'data_in_x11_net',
26302 
                    'data_in_x12' => 'data_in_x12_net',
26303 
                    'data_in_x13' => 'data_in_x13_net',
26304 
                    'data_in_x14' => 'data_in_x14_net',
26305 
                    'data_in_x15' => 'data_in_x15_net',
26306 
                    'data_in_x16' => 'data_in_x16_net',
26307 
                    'data_in_x17' => 'data_in_x17_net',
26308 
                    'data_in_x18' => 'data_in_x18_net',
26309 
                    'data_in_x19' => 'data_in_x19_net',
26310 
                    'data_in_x2' => 'data_in_x2_net',
26311 
                    'data_in_x20' => 'data_in_x20_net',
26312 
                    'data_in_x21' => 'data_in_x21_net',
26313 
                    'data_in_x22' => 'data_in_x22_net',
26314 
                    'data_in_x23' => 'data_in_x23_net',
26315 
                    'data_in_x24' => 'data_in_x24_net',
26316 
                    'data_in_x25' => 'data_in_x25_net',
26317 
                    'data_in_x26' => 'data_in_x26_net',
26318 
                    'data_in_x3' => 'data_in_x3_net',
26319 
                    'data_in_x4' => 'data_in_x4_net',
26320 
                    'data_in_x5' => 'data_in_x5_net',
26321 
                    'data_in_x6' => 'data_in_x6_net',
26322 
                    'data_in_x7' => 'data_in_x7_net',
26323 
                    'data_in_x8' => 'data_in_x8_net',
26324 
                    'data_in_x9' => 'data_in_x9_net',
26325 
                    'data_out' => 'data_out_net',
26326 
                    'data_out_x0' => 'data_out_x0_net',
26327 
                    'data_out_x1' => 'data_out_x1_net',
26328 
                    'data_out_x10' => 'data_out_x10_net',
26329 
                    'data_out_x11' => 'data_out_x11_net',
26330 
                    'data_out_x12' => 'data_out_x12_net',
26331 
                    'data_out_x13' => 'data_out_x13_net',
26332 
                    'data_out_x14' => 'data_out_x14_net',
26333 
                    'data_out_x15' => 'data_out_x15_net',
26334 
                    'data_out_x16' => 'data_out_x16_net',
26335 
                    'data_out_x17' => 'data_out_x17_net',
26336 
                    'data_out_x18' => 'data_out_x18_net',
26337 
                    'data_out_x19' => 'data_out_x19_net',
26338 
                    'data_out_x2' => 'data_out_x2_net',
26339 
                    'data_out_x20' => 'data_out_x20_net',
26340 
                    'data_out_x21' => 'data_out_x21_net',
26341 
                    'data_out_x22' => 'data_out_x22_net',
26342 
                    'data_out_x23' => 'data_out_x23_net',
26343 
                    'data_out_x24' => 'data_out_x24_net',
26344 
                    'data_out_x25' => 'data_out_x25_net',
26345 
                    'data_out_x26' => 'data_out_x26_net',
26346 
                    'data_out_x27' => 'data_out_x27_net',
26347 
                    'data_out_x28' => 'data_out_x28_net',
26348 
                    'data_out_x3' => 'data_out_x3_net',
26349 
                    'data_out_x6' => 'data_out_x6_net',
26350 
                    'data_out_x7' => 'data_out_x7_net',
26351 
                    'data_out_x8' => 'data_out_x8_net',
26352 
                    'data_out_x9' => 'data_out_x9_net',
26353 
                    'en' => 'constant6_op_net_x0',
26354 
                    'en_x0' => 'constant6_op_net_x1',
26355 
                    'en_x1' => 'constant6_op_net_x2',
26356 
                    'en_x10' => 'constant6_op_net_x11',
26357 
                    'en_x11' => 'constant6_op_net_x12',
26358 
                    'en_x12' => 'constant6_op_net_x13',
26359 
                    'en_x13' => 'constant6_op_net_x14',
26360 
                    'en_x14' => 'constant6_op_net_x15',
26361 
                    'en_x15' => 'constant6_op_net_x16',
26362 
                    'en_x16' => 'constant6_op_net_x17',
26363 
                    'en_x17' => 'constant6_op_net_x18',
26364 
                    'en_x18' => 'constant6_op_net_x19',
26365 
                    'en_x19' => 'constant6_op_net_x20',
26366 
                    'en_x2' => 'constant6_op_net_x3',
26367 
                    'en_x20' => 'constant6_op_net_x21',
26368 
                    'en_x21' => 'constant6_op_net_x22',
26369 
                    'en_x22' => 'constant6_op_net_x23',
26370 
                    'en_x23' => 'constant6_op_net_x24',
26371 
                    'en_x24' => 'constant6_op_net_x25',
26372 
                    'en_x25' => 'constant6_op_net_x26',
26373 
                    'en_x26' => 'constant6_op_net_x27',
26374 
                    'en_x3' => 'constant6_op_net_x4',
26375 
                    'en_x4' => 'constant6_op_net_x5',
26376 
                    'en_x5' => 'constant6_op_net_x6',
26377 
                    'en_x6' => 'constant6_op_net_x7',
26378 
                    'en_x7' => 'constant6_op_net_x8',
26379 
                    'en_x8' => 'constant6_op_net_x9',
26380 
                    'en_x9' => 'constant6_op_net_x10',
26381 
                    'fifo_rd_count' => 'fifo_rd_count_net',
26382 
                    'fifo_rd_dout' => 'fifo_rd_dout_net',
26383 
                    'fifo_rd_empty' => 'fifo_rd_empty_net',
26384 
                    'fifo_rd_en' => 'fifo_rd_en_net',
26385 
                    'fifo_rd_pempty' => 'fifo_rd_pempty_net',
26386 
                    'fifo_rd_valid' => 'fifo_rd_valid_net',
26387 
                    'fifo_wr_count' => 'fifo_wr_count_net',
26388 
                    'fifo_wr_din' => 'fifo_wr_din_net',
26389 
                    'fifo_wr_en' => 'fifo_wr_en_net',
26390 
                    'fifo_wr_full' => 'fifo_wr_full_net',
26391 
                    'fifo_wr_pfull' => 'fifo_wr_pfull_net',
26392 
                    'rst_i' => 'rst_i_net',
26393 
                    'rst_o' => 'rst_o_net',
26394 
                    'user_int_1o' => 'user_int_1o_net',
26395 
                    'user_int_2o' => 'user_int_2o_net',
26396 
                    'user_int_3o' => 'user_int_3o_net',
26397 
                  },
26398 
                  'entity' => {
26399 
                    'attributes' => {
26400 
                      'entityAlreadyNetlisted' => 1,
26401 
                      'hdlKind' => 'vhdl',
26402 
                      'isDesign' => 1,
26403 
                      'simulinkName' => 'USER_LOGIC',
26404 
                    },
26405 
                    'entityName' => 'user_logic',
26406 
                    'ports' => {
26407 
                      'bram_rd_addr' => {
26408 
                        'attributes' => {
26409 
                          'bin_pt' => 0,
26410 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_addr.dat',
26411 
                          'is_floating_block' => 1,
26412 
                          'is_gateway_port' => 1,
26413 
                          'must_be_hdl_vector' => 1,
26414 
                          'period' => 1,
26415 
                          'port_id' => 15,
26416 
                          'simulinkName' => 'USER_LOGIC/BRAM_rd_addr',
26417 
                          'source_block' => 'USER_LOGIC',
26418 
                          'timingConstraint' => 'none',
26419 
                          'type' => 'UFix_12_0',
26420 
                        },
26421 
                        'direction' => 'out',
26422 
                        'hdlType' => 'std_logic_vector(11 downto 0)',
26423 
                        'width' => 12,
26424 
                      },
26425 
                      'bram_rd_dout' => {
26426 
                        'attributes' => {
26427 
                          'bin_pt' => 0,
26428 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_rd_dout.dat',
26429 
                          'is_floating_block' => 1,
26430 
                          'is_gateway_port' => 1,
26431 
                          'must_be_hdl_vector' => 1,
26432 
                          'period' => 1,
26433 
                          'port_id' => 0,
26434 
                          'simulinkName' => 'USER_LOGIC/BRAM_rd_dout',
26435 
                          'source_block' => 'USER_LOGIC',
26436 
                          'timingConstraint' => 'none',
26437 
                          'type' => 'UFix_64_0',
26438 
                        },
26439 
                        'direction' => 'in',
26440 
                        'hdlType' => 'std_logic_vector(63 downto 0)',
26441 
                        'width' => 64,
26442 
                      },
26443 
                      'bram_wr_addr' => {
26444 
                        'attributes' => {
26445 
                          'bin_pt' => 0,
26446 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_addr.dat',
26447 
                          'is_floating_block' => 1,
26448 
                          'is_gateway_port' => 1,
26449 
                          'must_be_hdl_vector' => 1,
26450 
                          'period' => 1,
26451 
                          'port_id' => 16,
26452 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_addr',
26453 
                          'source_block' => 'USER_LOGIC',
26454 
                          'timingConstraint' => 'none',
26455 
                          'type' => 'UFix_12_0',
26456 
                        },
26457 
                        'direction' => 'out',
26458 
                        'hdlType' => 'std_logic_vector(11 downto 0)',
26459 
                        'width' => 12,
26460 
                      },
26461 
                      'bram_wr_din' => {
26462 
                        'attributes' => {
26463 
                          'bin_pt' => 0,
26464 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_din.dat',
26465 
                          'is_floating_block' => 1,
26466 
                          'is_gateway_port' => 1,
26467 
                          'must_be_hdl_vector' => 1,
26468 
                          'period' => 1,
26469 
                          'port_id' => 18,
26470 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_din',
26471 
                          'source_block' => 'USER_LOGIC',
26472 
                          'timingConstraint' => 'none',
26473 
                          'type' => 'UFix_64_0',
26474 
                        },
26475 
                        'direction' => 'out',
26476 
                        'hdlType' => 'std_logic_vector(63 downto 0)',
26477 
                        'width' => 64,
26478 
                      },
26479 
                      'bram_wr_en' => {
26480 
                        'attributes' => {
26481 
                          'bin_pt' => 0,
26482 
                          'inputFile' => 'pcie_userlogic_00_user_logic_bram_wr_en.dat',
26483 
                          'is_floating_block' => 1,
26484 
                          'is_gateway_port' => 1,
26485 
                          'must_be_hdl_vector' => 1,
26486 
                          'period' => 1,
26487 
                          'port_id' => 23,
26488 
                          'simulinkName' => 'USER_LOGIC/BRAM_wr_en',
26489 
                          'source_block' => 'USER_LOGIC',
26490 
                          'timingConstraint' => 'none',
26491 
                          'type' => 'UFix_8_0',
26492 
                        },
26493 
                        'direction' => 'out',
26494 
                        'hdlType' => 'std_logic_vector(7 downto 0)',
26495 
                        'width' => 8,
26496 
                      },
26497 
                      'ce_1' => {
26498 
                        'attributes' => {
26499 
                          'domain' => '',
26500 
                          'group' => 1,
26501 
                          'isCe' => 1,
26502 
                          'is_subsys_port' => 1,
26503 
                          'period' => 1,
26504 
                          'subsys_port_index' => 0,
26505 
                          'type' => 'logic',
26506 
                        },
26507 
                        'direction' => 'in',
26508 
                        'hdlType' => 'std_logic',
26509 
                        'width' => 1,
26510 
                      },
26511 
                      'clk_1' => {
26512 
                        'attributes' => {
26513 
                          'domain' => '',
26514 
                          'group' => 1,
26515 
                          'isClk' => 1,
26516 
                          'is_subsys_port' => 1,
26517 
                          'period' => 1,
26518 
                          'subsys_port_index' => 0,
26519 
                          'type' => 'logic',
26520 
                        },
26521 
                        'direction' => 'in',
26522 
                        'hdlType' => 'std_logic',
26523 
                        'width' => 1,
26524 
                      },
26525 
                      'data_in' => {
26526 
                        'attributes' => {
26527 
                          'bin_pt' => 0,
26528 
                          'is_floating_block' => 1,
26529 
                          'must_be_hdl_vector' => 1,
26530 
                          'period' => 1,
26531 
                          'port_id' => 17,
26532 
                          'simulinkName' => 'USER_LOGIC/tx_en_in2',
26533 
                          'type' => 'UFix_32_0',
26534 
                        },
26535 
                        'direction' => 'out',
26536 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26537 
                        'width' => 32,
26538 
                      },
26539 
                      'data_in_x0' => {
26540 
                        'attributes' => {
26541 
                          'bin_pt' => 0,
26542 
                          'is_floating_block' => 1,
26543 
                          'must_be_hdl_vector' => 1,
26544 
                          'period' => 1,
26545 
                          'port_id' => 1,
26546 
                          'simulinkName' => 'USER_LOGIC/tx_en_in1',
26547 
                          'type' => 'Bool',
26548 
                        },
26549 
                        'direction' => 'out',
26550 
                        'hdlType' => 'std_logic',
26551 
                        'width' => 1,
26552 
                      },
26553 
                      'data_in_x1' => {
26554 
                        'attributes' => {
26555 
                          'bin_pt' => 0,
26556 
                          'is_floating_block' => 1,
26557 
                          'must_be_hdl_vector' => 1,
26558 
                          'period' => 1,
26559 
                          'port_id' => 36,
26560 
                          'simulinkName' => 'USER_LOGIC/tx_en_in96',
26561 
                          'type' => 'Bool',
26562 
                        },
26563 
                        'direction' => 'out',
26564 
                        'hdlType' => 'std_logic',
26565 
                        'width' => 1,
26566 
                      },
26567 
                      'data_in_x10' => {
26568 
                        'attributes' => {
26569 
                          'bin_pt' => 0,
26570 
                          'is_floating_block' => 1,
26571 
                          'must_be_hdl_vector' => 1,
26572 
                          'period' => 1,
26573 
                          'port_id' => 33,
26574 
                          'simulinkName' => 'USER_LOGIC/tx_en_in91',
26575 
                          'type' => 'UFix_32_0',
26576 
                        },
26577 
                        'direction' => 'out',
26578 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26579 
                        'width' => 32,
26580 
                      },
26581 
                      'data_in_x11' => {
26582 
                        'attributes' => {
26583 
                          'bin_pt' => 0,
26584 
                          'is_floating_block' => 1,
26585 
                          'must_be_hdl_vector' => 1,
26586 
                          'period' => 1,
26587 
                          'port_id' => 21,
26588 
                          'simulinkName' => 'USER_LOGIC/tx_en_in33',
26589 
                          'type' => 'UFix_32_0',
26590 
                        },
26591 
                        'direction' => 'out',
26592 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26593 
                        'width' => 32,
26594 
                      },
26595 
                      'data_in_x12' => {
26596 
                        'attributes' => {
26597 
                          'bin_pt' => 0,
26598 
                          'is_floating_block' => 1,
26599 
                          'must_be_hdl_vector' => 1,
26600 
                          'period' => 1,
26601 
                          'port_id' => 6,
26602 
                          'simulinkName' => 'USER_LOGIC/tx_en_in113',
26603 
                          'type' => 'Bool',
26604 
                        },
26605 
                        'direction' => 'out',
26606 
                        'hdlType' => 'std_logic',
26607 
                        'width' => 1,
26608 
                      },
26609 
                      'data_in_x13' => {
26610 
                        'attributes' => {
26611 
                          'bin_pt' => 0,
26612 
                          'is_floating_block' => 1,
26613 
                          'must_be_hdl_vector' => 1,
26614 
                          'period' => 1,
26615 
                          'port_id' => 8,
26616 
                          'simulinkName' => 'USER_LOGIC/tx_en_in115',
26617 
                          'type' => 'UFix_32_0',
26618 
                        },
26619 
                        'direction' => 'out',
26620 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26621 
                        'width' => 32,
26622 
                      },
26623 
                      'data_in_x14' => {
26624 
                        'attributes' => {
26625 
                          'bin_pt' => 0,
26626 
                          'is_floating_block' => 1,
26627 
                          'must_be_hdl_vector' => 1,
26628 
                          'period' => 1,
26629 
                          'port_id' => 7,
26630 
                          'simulinkName' => 'USER_LOGIC/tx_en_in114',
26631 
                          'type' => 'Bool',
26632 
                        },
26633 
                        'direction' => 'out',
26634 
                        'hdlType' => 'std_logic',
26635 
                        'width' => 1,
26636 
                      },
26637 
                      'data_in_x15' => {
26638 
                        'attributes' => {
26639 
                          'bin_pt' => 0,
26640 
                          'is_floating_block' => 1,
26641 
                          'must_be_hdl_vector' => 1,
26642 
                          'period' => 1,
26643 
                          'port_id' => 9,
26644 
                          'simulinkName' => 'USER_LOGIC/tx_en_in118',
26645 
                          'type' => 'UFix_32_0',
26646 
                        },
26647 
                        'direction' => 'out',
26648 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26649 
                        'width' => 32,
26650 
                      },
26651 
                      'data_in_x16' => {
26652 
                        'attributes' => {
26653 
                          'bin_pt' => 0,
26654 
                          'is_floating_block' => 1,
26655 
                          'must_be_hdl_vector' => 1,
26656 
                          'period' => 1,
26657 
                          'port_id' => 10,
26658 
                          'simulinkName' => 'USER_LOGIC/tx_en_in121',
26659 
                          'type' => 'Bool',
26660 
                        },
26661 
                        'direction' => 'out',
26662 
                        'hdlType' => 'std_logic',
26663 
                        'width' => 1,
26664 
                      },
26665 
                      'data_in_x17' => {
26666 
                        'attributes' => {
26667 
                          'bin_pt' => 0,
26668 
                          'is_floating_block' => 1,
26669 
                          'must_be_hdl_vector' => 1,
26670 
                          'period' => 1,
26671 
                          'port_id' => 11,
26672 
                          'simulinkName' => 'USER_LOGIC/tx_en_in122',
26673 
                          'type' => 'UFix_32_0',
26674 
                        },
26675 
                        'direction' => 'out',
26676 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26677 
                        'width' => 32,
26678 
                      },
26679 
                      'data_in_x18' => {
26680 
                        'attributes' => {
26681 
                          'bin_pt' => 0,
26682 
                          'is_floating_block' => 1,
26683 
                          'must_be_hdl_vector' => 1,
26684 
                          'period' => 1,
26685 
                          'port_id' => 12,
26686 
                          'simulinkName' => 'USER_LOGIC/tx_en_in125',
26687 
                          'type' => 'Bool',
26688 
                        },
26689 
                        'direction' => 'out',
26690 
                        'hdlType' => 'std_logic',
26691 
                        'width' => 1,
26692 
                      },
26693 
                      'data_in_x19' => {
26694 
                        'attributes' => {
26695 
                          'bin_pt' => 0,
26696 
                          'is_floating_block' => 1,
26697 
                          'must_be_hdl_vector' => 1,
26698 
                          'period' => 1,
26699 
                          'port_id' => 13,
26700 
                          'simulinkName' => 'USER_LOGIC/tx_en_in126',
26701 
                          'type' => 'UFix_32_0',
26702 
                        },
26703 
                        'direction' => 'out',
26704 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26705 
                        'width' => 32,
26706 
                      },
26707 
                      'data_in_x2' => {
26708 
                        'attributes' => {
26709 
                          'bin_pt' => 0,
26710 
                          'is_floating_block' => 1,
26711 
                          'must_be_hdl_vector' => 1,
26712 
                          'period' => 1,
26713 
                          'port_id' => 37,
26714 
                          'simulinkName' => 'USER_LOGIC/tx_en_in97',
26715 
                          'type' => 'Bool',
26716 
                        },
26717 
                        'direction' => 'out',
26718 
                        'hdlType' => 'std_logic',
26719 
                        'width' => 1,
26720 
                      },
26721 
                      'data_in_x20' => {
26722 
                        'attributes' => {
26723 
                          'bin_pt' => 0,
26724 
                          'is_floating_block' => 1,
26725 
                          'must_be_hdl_vector' => 1,
26726 
                          'period' => 1,
26727 
                          'port_id' => 2,
26728 
                          'simulinkName' => 'USER_LOGIC/tx_en_in10',
26729 
                          'type' => 'UFix_32_0',
26730 
                        },
26731 
                        'direction' => 'out',
26732 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26733 
                        'width' => 32,
26734 
                      },
26735 
                      'data_in_x21' => {
26736 
                        'attributes' => {
26737 
                          'bin_pt' => 0,
26738 
                          'is_floating_block' => 1,
26739 
                          'must_be_hdl_vector' => 1,
26740 
                          'period' => 1,
26741 
                          'port_id' => 34,
26742 
                          'simulinkName' => 'USER_LOGIC/tx_en_in94',
26743 
                          'type' => 'Bool',
26744 
                        },
26745 
                        'direction' => 'out',
26746 
                        'hdlType' => 'std_logic',
26747 
                        'width' => 1,
26748 
                      },
26749 
                      'data_in_x22' => {
26750 
                        'attributes' => {
26751 
                          'bin_pt' => 0,
26752 
                          'is_floating_block' => 1,
26753 
                          'must_be_hdl_vector' => 1,
26754 
                          'period' => 1,
26755 
                          'port_id' => 29,
26756 
                          'simulinkName' => 'USER_LOGIC/tx_en_in7',
26757 
                          'type' => 'Bool',
26758 
                        },
26759 
                        'direction' => 'out',
26760 
                        'hdlType' => 'std_logic',
26761 
                        'width' => 1,
26762 
                      },
26763 
                      'data_in_x23' => {
26764 
                        'attributes' => {
26765 
                          'bin_pt' => 0,
26766 
                          'is_floating_block' => 1,
26767 
                          'must_be_hdl_vector' => 1,
26768 
                          'period' => 1,
26769 
                          'port_id' => 24,
26770 
                          'simulinkName' => 'USER_LOGIC/tx_en_in50',
26771 
                          'type' => 'UFix_32_0',
26772 
                        },
26773 
                        'direction' => 'out',
26774 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26775 
                        'width' => 32,
26776 
                      },
26777 
                      'data_in_x24' => {
26778 
                        'attributes' => {
26779 
                          'bin_pt' => 0,
26780 
                          'is_floating_block' => 1,
26781 
                          'must_be_hdl_vector' => 1,
26782 
                          'period' => 1,
26783 
                          'port_id' => 35,
26784 
                          'simulinkName' => 'USER_LOGIC/tx_en_in95',
26785 
                          'type' => 'Bool',
26786 
                        },
26787 
                        'direction' => 'out',
26788 
                        'hdlType' => 'std_logic',
26789 
                        'width' => 1,
26790 
                      },
26791 
                      'data_in_x25' => {
26792 
                        'attributes' => {
26793 
                          'bin_pt' => 0,
26794 
                          'is_floating_block' => 1,
26795 
                          'must_be_hdl_vector' => 1,
26796 
                          'period' => 1,
26797 
                          'port_id' => 26,
26798 
                          'simulinkName' => 'USER_LOGIC/tx_en_in53',
26799 
                          'type' => 'UFix_32_0',
26800 
                        },
26801 
                        'direction' => 'out',
26802 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26803 
                        'width' => 32,
26804 
                      },
26805 
                      'data_in_x26' => {
26806 
                        'attributes' => {
26807 
                          'bin_pt' => 0,
26808 
                          'is_floating_block' => 1,
26809 
                          'must_be_hdl_vector' => 1,
26810 
                          'period' => 1,
26811 
                          'port_id' => 27,
26812 
                          'simulinkName' => 'USER_LOGIC/tx_en_in54',
26813 
                          'type' => 'UFix_32_0',
26814 
                        },
26815 
                        'direction' => 'out',
26816 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26817 
                        'width' => 32,
26818 
                      },
26819 
                      'data_in_x3' => {
26820 
                        'attributes' => {
26821 
                          'bin_pt' => 0,
26822 
                          'is_floating_block' => 1,
26823 
                          'must_be_hdl_vector' => 1,
26824 
                          'period' => 1,
26825 
                          'port_id' => 14,
26826 
                          'simulinkName' => 'USER_LOGIC/tx_en_in13',
26827 
                          'type' => 'Bool',
26828 
                        },
26829 
                        'direction' => 'out',
26830 
                        'hdlType' => 'std_logic',
26831 
                        'width' => 1,
26832 
                      },
26833 
                      'data_in_x4' => {
26834 
                        'attributes' => {
26835 
                          'bin_pt' => 0,
26836 
                          'is_floating_block' => 1,
26837 
                          'must_be_hdl_vector' => 1,
26838 
                          'period' => 1,
26839 
                          'port_id' => 28,
26840 
                          'simulinkName' => 'USER_LOGIC/tx_en_in66',
26841 
                          'type' => 'UFix_32_0',
26842 
                        },
26843 
                        'direction' => 'out',
26844 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26845 
                        'width' => 32,
26846 
                      },
26847 
                      'data_in_x5' => {
26848 
                        'attributes' => {
26849 
                          'bin_pt' => 0,
26850 
                          'is_floating_block' => 1,
26851 
                          'must_be_hdl_vector' => 1,
26852 
                          'period' => 1,
26853 
                          'port_id' => 38,
26854 
                          'simulinkName' => 'USER_LOGIC/tx_en_in98',
26855 
                          'type' => 'Bool',
26856 
                        },
26857 
                        'direction' => 'out',
26858 
                        'hdlType' => 'std_logic',
26859 
                        'width' => 1,
26860 
                      },
26861 
                      'data_in_x6' => {
26862 
                        'attributes' => {
26863 
                          'bin_pt' => 0,
26864 
                          'is_floating_block' => 1,
26865 
                          'must_be_hdl_vector' => 1,
26866 
                          'period' => 1,
26867 
                          'port_id' => 31,
26868 
                          'simulinkName' => 'USER_LOGIC/tx_en_in85',
26869 
                          'type' => 'UFix_32_0',
26870 
                        },
26871 
                        'direction' => 'out',
26872 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26873 
                        'width' => 32,
26874 
                      },
26875 
                      'data_in_x7' => {
26876 
                        'attributes' => {
26877 
                          'bin_pt' => 0,
26878 
                          'is_floating_block' => 1,
26879 
                          'must_be_hdl_vector' => 1,
26880 
                          'period' => 1,
26881 
                          'port_id' => 39,
26882 
                          'simulinkName' => 'USER_LOGIC/tx_en_in99',
26883 
                          'type' => 'Bool',
26884 
                        },
26885 
                        'direction' => 'out',
26886 
                        'hdlType' => 'std_logic',
26887 
                        'width' => 1,
26888 
                      },
26889 
                      'data_in_x8' => {
26890 
                        'attributes' => {
26891 
                          'bin_pt' => 0,
26892 
                          'is_floating_block' => 1,
26893 
                          'must_be_hdl_vector' => 1,
26894 
                          'period' => 1,
26895 
                          'port_id' => 32,
26896 
                          'simulinkName' => 'USER_LOGIC/tx_en_in88',
26897 
                          'type' => 'UFix_32_0',
26898 
                        },
26899 
                        'direction' => 'out',
26900 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26901 
                        'width' => 32,
26902 
                      },
26903 
                      'data_in_x9' => {
26904 
                        'attributes' => {
26905 
                          'bin_pt' => 0,
26906 
                          'is_floating_block' => 1,
26907 
                          'must_be_hdl_vector' => 1,
26908 
                          'period' => 1,
26909 
                          'port_id' => 3,
26910 
                          'simulinkName' => 'USER_LOGIC/tx_en_in100',
26911 
                          'type' => 'Bool',
26912 
                        },
26913 
                        'direction' => 'out',
26914 
                        'hdlType' => 'std_logic',
26915 
                        'width' => 1,
26916 
                      },
26917 
                      'data_out' => {
26918 
                        'attributes' => {
26919 
                          'bin_pt' => 0,
26920 
                          'is_floating_block' => 1,
26921 
                          'must_be_hdl_vector' => 1,
26922 
                          'period' => 1,
26923 
                          'port_id' => 4,
26924 
                          'simulinkName' => 'USER_LOGIC/From Register10',
26925 
                          'type' => 'UFix_1_0',
26926 
                        },
26927 
                        'direction' => 'in',
26928 
                        'hdlType' => 'std_logic',
26929 
                        'width' => 1,
26930 
                      },
26931 
                      'data_out_x0' => {
26932 
                        'attributes' => {
26933 
                          'bin_pt' => 0,
26934 
                          'is_floating_block' => 1,
26935 
                          'must_be_hdl_vector' => 1,
26936 
                          'period' => 1,
26937 
                          'port_id' => 5,
26938 
                          'simulinkName' => 'USER_LOGIC/From Register11',
26939 
                          'type' => 'UFix_32_0',
26940 
                        },
26941 
                        'direction' => 'in',
26942 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26943 
                        'width' => 32,
26944 
                      },
26945 
                      'data_out_x1' => {
26946 
                        'attributes' => {
26947 
                          'bin_pt' => 0,
26948 
                          'is_floating_block' => 1,
26949 
                          'must_be_hdl_vector' => 1,
26950 
                          'period' => 1,
26951 
                          'port_id' => 6,
26952 
                          'simulinkName' => 'USER_LOGIC/From Register12',
26953 
                          'type' => 'UFix_1_0',
26954 
                        },
26955 
                        'direction' => 'in',
26956 
                        'hdlType' => 'std_logic',
26957 
                        'width' => 1,
26958 
                      },
26959 
                      'data_out_x10' => {
26960 
                        'attributes' => {
26961 
                          'bin_pt' => 0,
26962 
                          'is_floating_block' => 1,
26963 
                          'must_be_hdl_vector' => 1,
26964 
                          'period' => 1,
26965 
                          'port_id' => 13,
26966 
                          'simulinkName' => 'USER_LOGIC/From Register22',
26967 
                          'type' => 'UFix_32_0',
26968 
                        },
26969 
                        'direction' => 'in',
26970 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26971 
                        'width' => 32,
26972 
                      },
26973 
                      'data_out_x11' => {
26974 
                        'attributes' => {
26975 
                          'bin_pt' => 0,
26976 
                          'is_floating_block' => 1,
26977 
                          'must_be_hdl_vector' => 1,
26978 
                          'period' => 1,
26979 
                          'port_id' => 14,
26980 
                          'simulinkName' => 'USER_LOGIC/From Register23',
26981 
                          'type' => 'UFix_1_0',
26982 
                        },
26983 
                        'direction' => 'in',
26984 
                        'hdlType' => 'std_logic',
26985 
                        'width' => 1,
26986 
                      },
26987 
                      'data_out_x12' => {
26988 
                        'attributes' => {
26989 
                          'bin_pt' => 0,
26990 
                          'is_floating_block' => 1,
26991 
                          'must_be_hdl_vector' => 1,
26992 
                          'period' => 1,
26993 
                          'port_id' => 15,
26994 
                          'simulinkName' => 'USER_LOGIC/From Register24',
26995 
                          'type' => 'UFix_32_0',
26996 
                        },
26997 
                        'direction' => 'in',
26998 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
26999 
                        'width' => 32,
27000 
                      },
27001 
                      'data_out_x13' => {
27002 
                        'attributes' => {
27003 
                          'bin_pt' => 0,
27004 
                          'is_floating_block' => 1,
27005 
                          'must_be_hdl_vector' => 1,
27006 
                          'period' => 1,
27007 
                          'port_id' => 16,
27008 
                          'simulinkName' => 'USER_LOGIC/From Register25',
27009 
                          'type' => 'UFix_1_0',
27010 
                        },
27011 
                        'direction' => 'in',
27012 
                        'hdlType' => 'std_logic',
27013 
                        'width' => 1,
27014 
                      },
27015 
                      'data_out_x14' => {
27016 
                        'attributes' => {
27017 
                          'bin_pt' => 0,
27018 
                          'is_floating_block' => 1,
27019 
                          'must_be_hdl_vector' => 1,
27020 
                          'period' => 1,
27021 
                          'port_id' => 17,
27022 
                          'simulinkName' => 'USER_LOGIC/From Register26',
27023 
                          'type' => 'UFix_32_0',
27024 
                        },
27025 
                        'direction' => 'in',
27026 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27027 
                        'width' => 32,
27028 
                      },
27029 
                      'data_out_x15' => {
27030 
                        'attributes' => {
27031 
                          'bin_pt' => 0,
27032 
                          'is_floating_block' => 1,
27033 
                          'must_be_hdl_vector' => 1,
27034 
                          'period' => 1,
27035 
                          'port_id' => 18,
27036 
                          'simulinkName' => 'USER_LOGIC/From Register27',
27037 
                          'type' => 'UFix_1_0',
27038 
                        },
27039 
                        'direction' => 'in',
27040 
                        'hdlType' => 'std_logic',
27041 
                        'width' => 1,
27042 
                      },
27043 
                      'data_out_x16' => {
27044 
                        'attributes' => {
27045 
                          'bin_pt' => 0,
27046 
                          'is_floating_block' => 1,
27047 
                          'must_be_hdl_vector' => 1,
27048 
                          'period' => 1,
27049 
                          'port_id' => 19,
27050 
                          'simulinkName' => 'USER_LOGIC/From Register28',
27051 
                          'type' => 'UFix_32_0',
27052 
                        },
27053 
                        'direction' => 'in',
27054 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27055 
                        'width' => 32,
27056 
                      },
27057 
                      'data_out_x17' => {
27058 
                        'attributes' => {
27059 
                          'bin_pt' => 0,
27060 
                          'is_floating_block' => 1,
27061 
                          'must_be_hdl_vector' => 1,
27062 
                          'period' => 1,
27063 
                          'port_id' => 20,
27064 
                          'simulinkName' => 'USER_LOGIC/From Register29',
27065 
                          'type' => 'UFix_1_0',
27066 
                        },
27067 
                        'direction' => 'in',
27068 
                        'hdlType' => 'std_logic',
27069 
                        'width' => 1,
27070 
                      },
27071 
                      'data_out_x18' => {
27072 
                        'attributes' => {
27073 
                          'bin_pt' => 0,
27074 
                          'is_floating_block' => 1,
27075 
                          'must_be_hdl_vector' => 1,
27076 
                          'period' => 1,
27077 
                          'port_id' => 21,
27078 
                          'simulinkName' => 'USER_LOGIC/From Register3',
27079 
                          'type' => 'UFix_32_0',
27080 
                        },
27081 
                        'direction' => 'in',
27082 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27083 
                        'width' => 32,
27084 
                      },
27085 
                      'data_out_x19' => {
27086 
                        'attributes' => {
27087 
                          'bin_pt' => 0,
27088 
                          'is_floating_block' => 1,
27089 
                          'must_be_hdl_vector' => 1,
27090 
                          'period' => 1,
27091 
                          'port_id' => 22,
27092 
                          'simulinkName' => 'USER_LOGIC/From Register30',
27093 
                          'type' => 'UFix_32_0',
27094 
                        },
27095 
                        'direction' => 'in',
27096 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27097 
                        'width' => 32,
27098 
                      },
27099 
                      'data_out_x2' => {
27100 
                        'attributes' => {
27101 
                          'bin_pt' => 0,
27102 
                          'is_floating_block' => 1,
27103 
                          'must_be_hdl_vector' => 1,
27104 
                          'period' => 1,
27105 
                          'port_id' => 7,
27106 
                          'simulinkName' => 'USER_LOGIC/From Register13',
27107 
                          'type' => 'UFix_32_0',
27108 
                        },
27109 
                        'direction' => 'in',
27110 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27111 
                        'width' => 32,
27112 
                      },
27113 
                      'data_out_x20' => {
27114 
                        'attributes' => {
27115 
                          'bin_pt' => 0,
27116 
                          'is_floating_block' => 1,
27117 
                          'must_be_hdl_vector' => 1,
27118 
                          'period' => 1,
27119 
                          'port_id' => 23,
27120 
                          'simulinkName' => 'USER_LOGIC/From Register31',
27121 
                          'type' => 'UFix_1_0',
27122 
                        },
27123 
                        'direction' => 'in',
27124 
                        'hdlType' => 'std_logic',
27125 
                        'width' => 1,
27126 
                      },
27127 
                      'data_out_x21' => {
27128 
                        'attributes' => {
27129 
                          'bin_pt' => 0,
27130 
                          'is_floating_block' => 1,
27131 
                          'must_be_hdl_vector' => 1,
27132 
                          'period' => 1,
27133 
                          'port_id' => 24,
27134 
                          'simulinkName' => 'USER_LOGIC/From Register32',
27135 
                          'type' => 'UFix_32_0',
27136 
                        },
27137 
                        'direction' => 'in',
27138 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27139 
                        'width' => 32,
27140 
                      },
27141 
                      'data_out_x22' => {
27142 
                        'attributes' => {
27143 
                          'bin_pt' => 0,
27144 
                          'is_floating_block' => 1,
27145 
                          'must_be_hdl_vector' => 1,
27146 
                          'period' => 1,
27147 
                          'port_id' => 25,
27148 
                          'simulinkName' => 'USER_LOGIC/From Register33',
27149 
                          'type' => 'UFix_1_0',
27150 
                        },
27151 
                        'direction' => 'in',
27152 
                        'hdlType' => 'std_logic',
27153 
                        'width' => 1,
27154 
                      },
27155 
                      'data_out_x23' => {
27156 
                        'attributes' => {
27157 
                          'bin_pt' => 0,
27158 
                          'is_floating_block' => 1,
27159 
                          'must_be_hdl_vector' => 1,
27160 
                          'period' => 1,
27161 
                          'port_id' => 26,
27162 
                          'simulinkName' => 'USER_LOGIC/From Register4',
27163 
                          'type' => 'UFix_1_0',
27164 
                        },
27165 
                        'direction' => 'in',
27166 
                        'hdlType' => 'std_logic',
27167 
                        'width' => 1,
27168 
                      },
27169 
                      'data_out_x24' => {
27170 
                        'attributes' => {
27171 
                          'bin_pt' => 0,
27172 
                          'is_floating_block' => 1,
27173 
                          'must_be_hdl_vector' => 1,
27174 
                          'period' => 1,
27175 
                          'port_id' => 27,
27176 
                          'simulinkName' => 'USER_LOGIC/From Register5',
27177 
                          'type' => 'UFix_32_0',
27178 
                        },
27179 
                        'direction' => 'in',
27180 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27181 
                        'width' => 32,
27182 
                      },
27183 
                      'data_out_x25' => {
27184 
                        'attributes' => {
27185 
                          'bin_pt' => 0,
27186 
                          'is_floating_block' => 1,
27187 
                          'must_be_hdl_vector' => 1,
27188 
                          'period' => 1,
27189 
                          'port_id' => 28,
27190 
                          'simulinkName' => 'USER_LOGIC/From Register6',
27191 
                          'type' => 'UFix_1_0',
27192 
                        },
27193 
                        'direction' => 'in',
27194 
                        'hdlType' => 'std_logic',
27195 
                        'width' => 1,
27196 
                      },
27197 
                      'data_out_x26' => {
27198 
                        'attributes' => {
27199 
                          'bin_pt' => 0,
27200 
                          'is_floating_block' => 1,
27201 
                          'must_be_hdl_vector' => 1,
27202 
                          'period' => 1,
27203 
                          'port_id' => 29,
27204 
                          'simulinkName' => 'USER_LOGIC/From Register7',
27205 
                          'type' => 'UFix_32_0',
27206 
                        },
27207 
                        'direction' => 'in',
27208 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27209 
                        'width' => 32,
27210 
                      },
27211 
                      'data_out_x27' => {
27212 
                        'attributes' => {
27213 
                          'bin_pt' => 0,
27214 
                          'is_floating_block' => 1,
27215 
                          'must_be_hdl_vector' => 1,
27216 
                          'period' => 1,
27217 
                          'port_id' => 30,
27218 
                          'simulinkName' => 'USER_LOGIC/From Register8',
27219 
                          'type' => 'UFix_1_0',
27220 
                        },
27221 
                        'direction' => 'in',
27222 
                        'hdlType' => 'std_logic',
27223 
                        'width' => 1,
27224 
                      },
27225 
                      'data_out_x28' => {
27226 
                        'attributes' => {
27227 
                          'bin_pt' => 0,
27228 
                          'is_floating_block' => 1,
27229 
                          'must_be_hdl_vector' => 1,
27230 
                          'period' => 1,
27231 
                          'port_id' => 31,
27232 
                          'simulinkName' => 'USER_LOGIC/From Register9',
27233 
                          'type' => 'UFix_32_0',
27234 
                        },
27235 
                        'direction' => 'in',
27236 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27237 
                        'width' => 32,
27238 
                      },
27239 
                      'data_out_x3' => {
27240 
                        'attributes' => {
27241 
                          'bin_pt' => 0,
27242 
                          'is_floating_block' => 1,
27243 
                          'must_be_hdl_vector' => 1,
27244 
                          'period' => 1,
27245 
                          'port_id' => 8,
27246 
                          'simulinkName' => 'USER_LOGIC/From Register14',
27247 
                          'type' => 'UFix_1_0',
27248 
                        },
27249 
                        'direction' => 'in',
27250 
                        'hdlType' => 'std_logic',
27251 
                        'width' => 1,
27252 
                      },
27253 
                      'data_out_x6' => {
27254 
                        'attributes' => {
27255 
                          'bin_pt' => 0,
27256 
                          'is_floating_block' => 1,
27257 
                          'must_be_hdl_vector' => 1,
27258 
                          'period' => 1,
27259 
                          'port_id' => 9,
27260 
                          'simulinkName' => 'USER_LOGIC/From Register17',
27261 
                          'type' => 'UFix_32_0',
27262 
                        },
27263 
                        'direction' => 'in',
27264 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27265 
                        'width' => 32,
27266 
                      },
27267 
                      'data_out_x7' => {
27268 
                        'attributes' => {
27269 
                          'bin_pt' => 0,
27270 
                          'is_floating_block' => 1,
27271 
                          'must_be_hdl_vector' => 1,
27272 
                          'period' => 1,
27273 
                          'port_id' => 10,
27274 
                          'simulinkName' => 'USER_LOGIC/From Register18',
27275 
                          'type' => 'UFix_1_0',
27276 
                        },
27277 
                        'direction' => 'in',
27278 
                        'hdlType' => 'std_logic',
27279 
                        'width' => 1,
27280 
                      },
27281 
                      'data_out_x8' => {
27282 
                        'attributes' => {
27283 
                          'bin_pt' => 0,
27284 
                          'is_floating_block' => 1,
27285 
                          'must_be_hdl_vector' => 1,
27286 
                          'period' => 1,
27287 
                          'port_id' => 11,
27288 
                          'simulinkName' => 'USER_LOGIC/From Register20',
27289 
                          'type' => 'UFix_32_0',
27290 
                        },
27291 
                        'direction' => 'in',
27292 
                        'hdlType' => 'std_logic_vector(31 downto 0)',
27293 
                        'width' => 32,
27294 
                      },
27295 
                      'data_out_x9' => {
27296 
                        'attributes' => {
27297 
                          'bin_pt' => 0,
27298 
                          'is_floating_block' => 1,
27299 
                          'must_be_hdl_vector' => 1,
27300 
                          'period' => 1,
27301 
                          'port_id' => 12,
27302 
                          'simulinkName' => 'USER_LOGIC/From Register21',
27303 
                          'type' => 'UFix_1_0',
27304 
                        },
27305 
                        'direction' => 'in',
27306 
                        'hdlType' => 'std_logic',
27307 
                        'width' => 1,
27308 
                      },
27309 
                      'en' => {
27310 
                        'attributes' => {
27311 
                          'bin_pt' => 0,
27312 
                          'is_floating_block' => 1,
27313 
                          'must_be_hdl_vector' => 1,
27314 
                          'period' => 1,
27315 
                          'port_id' => 0,
27316 
                          'simulinkName' => 'USER_LOGIC/en',
27317 
                          'type' => 'Bool',
27318 
                        },
27319 
                        'direction' => 'out',
27320 
                        'hdlType' => 'std_logic',
27321 
                        'width' => 1,
27322 
                      },
27323 
                      'en_x0' => {
27324 
                        'attributes' => {
27325 
                          'bin_pt' => 0,
27326 
                          'is_floating_block' => 1,
27327 
                          'must_be_hdl_vector' => 1,
27328 
                          'period' => 1,
27329 
                          'port_id' => 0,
27330 
                          'simulinkName' => 'USER_LOGIC/en',
27331 
                          'type' => 'Bool',
27332 
                        },
27333 
                        'direction' => 'out',
27334 
                        'hdlType' => 'std_logic',
27335 
                        'width' => 1,
27336 
                      },
27337 
                      'en_x1' => {
27338 
                        'attributes' => {
27339 
                          'bin_pt' => 0,
27340 
                          'is_floating_block' => 1,
27341 
                          'must_be_hdl_vector' => 1,
27342 
                          'period' => 1,
27343 
                          'port_id' => 0,
27344 
                          'simulinkName' => 'USER_LOGIC/en',
27345 
                          'type' => 'Bool',
27346 
                        },
27347 
                        'direction' => 'out',
27348 
                        'hdlType' => 'std_logic',
27349 
                        'width' => 1,
27350 
                      },
27351 
                      'en_x10' => {
27352 
                        'attributes' => {
27353 
                          'bin_pt' => 0,
27354 
                          'is_floating_block' => 1,
27355 
                          'must_be_hdl_vector' => 1,
27356 
                          'period' => 1,
27357 
                          'port_id' => 0,
27358 
                          'simulinkName' => 'USER_LOGIC/en',
27359 
                          'type' => 'Bool',
27360 
                        },
27361 
                        'direction' => 'out',
27362 
                        'hdlType' => 'std_logic',
27363 
                        'width' => 1,
27364 
                      },
27365 
                      'en_x11' => {
27366 
                        'attributes' => {
27367 
                          'bin_pt' => 0,
27368 
                          'is_floating_block' => 1,
27369 
                          'must_be_hdl_vector' => 1,
27370 
                          'period' => 1,
27371 
                          'port_id' => 0,
27372 
                          'simulinkName' => 'USER_LOGIC/en',
27373 
                          'type' => 'Bool',
27374 
                        },
27375 
                        'direction' => 'out',
27376 
                        'hdlType' => 'std_logic',
27377 
                        'width' => 1,
27378 
                      },
27379 
                      'en_x12' => {
27380 
                        'attributes' => {
27381 
                          'bin_pt' => 0,
27382 
                          'is_floating_block' => 1,
27383 
                          'must_be_hdl_vector' => 1,
27384 
                          'period' => 1,
27385 
                          'port_id' => 0,
27386 
                          'simulinkName' => 'USER_LOGIC/en',
27387 
                          'type' => 'Bool',
27388 
                        },
27389 
                        'direction' => 'out',
27390 
                        'hdlType' => 'std_logic',
27391 
                        'width' => 1,
27392 
                      },
27393 
                      'en_x13' => {
27394 
                        'attributes' => {
27395 
                          'bin_pt' => 0,
27396 
                          'is_floating_block' => 1,
27397 
                          'must_be_hdl_vector' => 1,
27398 
                          'period' => 1,
27399 
                          'port_id' => 0,
27400 
                          'simulinkName' => 'USER_LOGIC/en',
27401 
                          'type' => 'Bool',
27402 
                        },
27403 
                        'direction' => 'out',
27404 
                        'hdlType' => 'std_logic',
27405 
                        'width' => 1,
27406 
                      },
27407 
                      'en_x14' => {
27408 
                        'attributes' => {
27409 
                          'bin_pt' => 0,
27410 
                          'is_floating_block' => 1,
27411 
                          'must_be_hdl_vector' => 1,
27412 
                          'period' => 1,
27413 
                          'port_id' => 0,
27414 
                          'simulinkName' => 'USER_LOGIC/en',
27415 
                          'type' => 'Bool',
27416 
                        },
27417 
                        'direction' => 'out',
27418 
                        'hdlType' => 'std_logic',
27419 
                        'width' => 1,
27420 
                      },
27421 
                      'en_x15' => {
27422 
                        'attributes' => {
27423 
                          'bin_pt' => 0,
27424 
                          'is_floating_block' => 1,
27425 
                          'must_be_hdl_vector' => 1,
27426 
                          'period' => 1,
27427 
                          'port_id' => 0,
27428 
                          'simulinkName' => 'USER_LOGIC/en',
27429 
                          'type' => 'Bool',
27430 
                        },
27431 
                        'direction' => 'out',
27432 
                        'hdlType' => 'std_logic',
27433 
                        'width' => 1,
27434 
                      },
27435 
                      'en_x16' => {
27436 
                        'attributes' => {
27437 
                          'bin_pt' => 0,
27438 
                          'is_floating_block' => 1,
27439 
                          'must_be_hdl_vector' => 1,
27440 
                          'period' => 1,
27441 
                          'port_id' => 0,
27442 
                          'simulinkName' => 'USER_LOGIC/en',
27443 
                          'type' => 'Bool',
27444 
                        },
27445 
                        'direction' => 'out',
27446 
                        'hdlType' => 'std_logic',
27447 
                        'width' => 1,
27448 
                      },
27449 
                      'en_x17' => {
27450 
                        'attributes' => {
27451 
                          'bin_pt' => 0,
27452 
                          'is_floating_block' => 1,
27453 
                          'must_be_hdl_vector' => 1,
27454 
                          'period' => 1,
27455 
                          'port_id' => 0,
27456 
                          'simulinkName' => 'USER_LOGIC/en',
27457 
                          'type' => 'Bool',
27458 
                        },
27459 
                        'direction' => 'out',
27460 
                        'hdlType' => 'std_logic',
27461 
                        'width' => 1,
27462 
                      },
27463 
                      'en_x18' => {
27464 
                        'attributes' => {
27465 
                          'bin_pt' => 0,
27466 
                          'is_floating_block' => 1,
27467 
                          'must_be_hdl_vector' => 1,
27468 
                          'period' => 1,
27469 
                          'port_id' => 0,
27470 
                          'simulinkName' => 'USER_LOGIC/en',
27471 
                          'type' => 'Bool',
27472 
                        },
27473 
                        'direction' => 'out',
27474 
                        'hdlType' => 'std_logic',
27475 
                        'width' => 1,
27476 
                      },
27477 
                      'en_x19' => {
27478 
                        'attributes' => {
27479 
                          'bin_pt' => 0,
27480 
                          'is_floating_block' => 1,
27481 
                          'must_be_hdl_vector' => 1,
27482 
                          'period' => 1,
27483 
                          'port_id' => 0,
27484 
                          'simulinkName' => 'USER_LOGIC/en',
27485 
                          'type' => 'Bool',
27486 
                        },
27487 
                        'direction' => 'out',
27488 
                        'hdlType' => 'std_logic',
27489 
                        'width' => 1,
27490 
                      },
27491 
                      'en_x2' => {
27492 
                        'attributes' => {
27493 
                          'bin_pt' => 0,
27494 
                          'is_floating_block' => 1,
27495 
                          'must_be_hdl_vector' => 1,
27496 
                          'period' => 1,
27497 
                          'port_id' => 0,
27498 
                          'simulinkName' => 'USER_LOGIC/en',
27499 
                          'type' => 'Bool',
27500 
                        },
27501 
                        'direction' => 'out',
27502 
                        'hdlType' => 'std_logic',
27503 
                        'width' => 1,
27504 
                      },
27505 
                      'en_x20' => {
27506 
                        'attributes' => {
27507 
                          'bin_pt' => 0,
27508 
                          'is_floating_block' => 1,
27509 
                          'must_be_hdl_vector' => 1,
27510 
                          'period' => 1,
27511 
                          'port_id' => 0,
27512 
                          'simulinkName' => 'USER_LOGIC/en',
27513 
                          'type' => 'Bool',
27514 
                        },
27515 
                        'direction' => 'out',
27516 
                        'hdlType' => 'std_logic',
27517 
                        'width' => 1,
27518 
                      },
27519 
                      'en_x21' => {
27520 
                        'attributes' => {
27521 
                          'bin_pt' => 0,
27522 
                          'is_floating_block' => 1,
27523 
                          'must_be_hdl_vector' => 1,
27524 
                          'period' => 1,
27525 
                          'port_id' => 0,
27526 
                          'simulinkName' => 'USER_LOGIC/en',
27527 
                          'type' => 'Bool',
27528 
                        },
27529 
                        'direction' => 'out',
27530 
                        'hdlType' => 'std_logic',
27531 
                        'width' => 1,
27532 
                      },
27533 
                      'en_x22' => {
27534 
                        'attributes' => {
27535 
                          'bin_pt' => 0,
27536 
                          'is_floating_block' => 1,
27537 
                          'must_be_hdl_vector' => 1,
27538 
                          'period' => 1,
27539 
                          'port_id' => 0,
27540 
                          'simulinkName' => 'USER_LOGIC/en',
27541 
                          'type' => 'Bool',
27542 
                        },
27543 
                        'direction' => 'out',
27544 
                        'hdlType' => 'std_logic',
27545 
                        'width' => 1,
27546 
                      },
27547 
                      'en_x23' => {
27548 
                        'attributes' => {
27549 
                          'bin_pt' => 0,
27550 
                          'is_floating_block' => 1,
27551 
                          'must_be_hdl_vector' => 1,
27552 
                          'period' => 1,
27553 
                          'port_id' => 0,
27554 
                          'simulinkName' => 'USER_LOGIC/en',
27555 
                          'type' => 'Bool',
27556 
                        },
27557 
                        'direction' => 'out',
27558 
                        'hdlType' => 'std_logic',
27559 
                        'width' => 1,
27560 
                      },
27561 
                      'en_x24' => {
27562 
                        'attributes' => {
27563 
                          'bin_pt' => 0,
27564 
                          'is_floating_block' => 1,
27565 
                          'must_be_hdl_vector' => 1,
27566 
                          'period' => 1,
27567 
                          'port_id' => 0,
27568 
                          'simulinkName' => 'USER_LOGIC/en',
27569 
                          'type' => 'Bool',
27570 
                        },
27571 
                        'direction' => 'out',
27572 
                        'hdlType' => 'std_logic',
27573 
                        'width' => 1,
27574 
                      },
27575 
                      'en_x25' => {
27576 
                        'attributes' => {
27577 
                          'bin_pt' => 0,
27578 
                          'is_floating_block' => 1,
27579 
                          'must_be_hdl_vector' => 1,
27580 
                          'period' => 1,
27581 
                          'port_id' => 0,
27582 
                          'simulinkName' => 'USER_LOGIC/en',
27583 
                          'type' => 'Bool',
27584 
                        },
27585 
                        'direction' => 'out',
27586 
                        'hdlType' => 'std_logic',
27587 
                        'width' => 1,
27588 
                      },
27589 
                      'en_x26' => {
27590 
                        'attributes' => {
27591 
                          'bin_pt' => 0,
27592 
                          'is_floating_block' => 1,
27593 
                          'must_be_hdl_vector' => 1,
27594 
                          'period' => 1,
27595 
                          'port_id' => 0,
27596 
                          'simulinkName' => 'USER_LOGIC/en',
27597 
                          'type' => 'Bool',
27598 
                        },
27599 
                        'direction' => 'out',
27600 
                        'hdlType' => 'std_logic',
27601 
                        'width' => 1,
27602 
                      },
27603 
                      'en_x3' => {
27604 
                        'attributes' => {
27605 
                          'bin_pt' => 0,
27606 
                          'is_floating_block' => 1,
27607 
                          'must_be_hdl_vector' => 1,
27608 
                          'period' => 1,
27609 
                          'port_id' => 0,
27610 
                          'simulinkName' => 'USER_LOGIC/en',
27611 
                          'type' => 'Bool',
27612 
                        },
27613 
                        'direction' => 'out',
27614 
                        'hdlType' => 'std_logic',
27615 
                        'width' => 1,
27616 
                      },
27617 
                      'en_x4' => {
27618 
                        'attributes' => {
27619 
                          'bin_pt' => 0,
27620 
                          'is_floating_block' => 1,
27621 
                          'must_be_hdl_vector' => 1,
27622 
                          'period' => 1,
27623 
                          'port_id' => 0,
27624 
                          'simulinkName' => 'USER_LOGIC/en',
27625 
                          'type' => 'Bool',
27626 
                        },
27627 
                        'direction' => 'out',
27628 
                        'hdlType' => 'std_logic',
27629 
                        'width' => 1,
27630 
                      },
27631 
                      'en_x5' => {
27632 
                        'attributes' => {
27633 
                          'bin_pt' => 0,
27634 
                          'is_floating_block' => 1,
27635 
                          'must_be_hdl_vector' => 1,
27636 
                          'period' => 1,
27637 
                          'port_id' => 0,
27638 
                          'simulinkName' => 'USER_LOGIC/en',
27639 
                          'type' => 'Bool',
27640 
                        },
27641 
                        'direction' => 'out',
27642 
                        'hdlType' => 'std_logic',
27643 
                        'width' => 1,
27644 
                      },
27645 
                      'en_x6' => {
27646 
                        'attributes' => {
27647 
                          'bin_pt' => 0,
27648 
                          'is_floating_block' => 1,
27649 
                          'must_be_hdl_vector' => 1,
27650 
                          'period' => 1,
27651 
                          'port_id' => 0,
27652 
                          'simulinkName' => 'USER_LOGIC/en',
27653 
                          'type' => 'Bool',
27654 
                        },
27655 
                        'direction' => 'out',
27656 
                        'hdlType' => 'std_logic',
27657 
                        'width' => 1,
27658 
                      },
27659 
                      'en_x7' => {
27660 
                        'attributes' => {
27661 
                          'bin_pt' => 0,
27662 
                          'is_floating_block' => 1,
27663 
                          'must_be_hdl_vector' => 1,
27664 
                          'period' => 1,
27665 
                          'port_id' => 0,
27666 
                          'simulinkName' => 'USER_LOGIC/en',
27667 
                          'type' => 'Bool',
27668 
                        },
27669 
                        'direction' => 'out',
27670 
                        'hdlType' => 'std_logic',
27671 
                        'width' => 1,
27672 
                      },
27673 
                      'en_x8' => {
27674 
                        'attributes' => {
27675 
                          'bin_pt' => 0,
27676 
                          'is_floating_block' => 1,
27677 
                          'must_be_hdl_vector' => 1,
27678 
                          'period' => 1,
27679 
                          'port_id' => 0,
27680 
                          'simulinkName' => 'USER_LOGIC/en',
27681 
                          'type' => 'Bool',
27682 
                        },
27683 
                        'direction' => 'out',
27684 
                        'hdlType' => 'std_logic',
27685 
                        'width' => 1,
27686 
                      },
27687 
                      'en_x9' => {
27688 
                        'attributes' => {
27689 
                          'bin_pt' => 0,
27690 
                          'is_floating_block' => 1,
27691 
                          'must_be_hdl_vector' => 1,
27692 
                          'period' => 1,
27693 
                          'port_id' => 0,
27694 
                          'simulinkName' => 'USER_LOGIC/en',
27695 
                          'type' => 'Bool',
27696 
                        },
27697 
                        'direction' => 'out',
27698 
                        'hdlType' => 'std_logic',
27699 
                        'width' => 1,
27700 
                      },
27701 
                      'fifo_rd_count' => {
27702 
                        'attributes' => {
27703 
                          'bin_pt' => 0,
27704 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_count.dat',
27705 
                          'is_floating_block' => 1,
27706 
                          'is_gateway_port' => 1,
27707 
                          'must_be_hdl_vector' => 1,
27708 
                          'period' => 1,
27709 
                          'port_id' => 0,
27710 
                          'simulinkName' => 'fifo_rd_count',
27711 
                          'source_block' => '',
27712 
                          'timingConstraint' => 'none',
27713 
                          'type' => 'UFix_15_0',
27714 
                        },
27715 
                        'direction' => 'in',
27716 
                        'hdlType' => 'std_logic_vector(14 downto 0)',
27717 
                        'width' => 15,
27718 
                      },
27719 
                      'fifo_rd_dout' => {
27720 
                        'attributes' => {
27721 
                          'bin_pt' => 0,
27722 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_dout.dat',
27723 
                          'is_floating_block' => 1,
27724 
                          'is_gateway_port' => 1,
27725 
                          'must_be_hdl_vector' => 1,
27726 
                          'period' => 1,
27727 
                          'port_id' => 1,
27728 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_dout',
27729 
                          'source_block' => 'USER_LOGIC',
27730 
                          'timingConstraint' => 'none',
27731 
                          'type' => 'UFix_72_0',
27732 
                        },
27733 
                        'direction' => 'in',
27734 
                        'hdlType' => 'std_logic_vector(71 downto 0)',
27735 
                        'width' => 72,
27736 
                      },
27737 
                      'fifo_rd_empty' => {
27738 
                        'attributes' => {
27739 
                          'bin_pt' => 0,
27740 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_empty.dat',
27741 
                          'is_floating_block' => 1,
27742 
                          'is_gateway_port' => 1,
27743 
                          'must_be_hdl_vector' => 1,
27744 
                          'period' => 1,
27745 
                          'port_id' => 2,
27746 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_empty',
27747 
                          'source_block' => 'USER_LOGIC',
27748 
                          'timingConstraint' => 'none',
27749 
                          'type' => 'Bool',
27750 
                        },
27751 
                        'direction' => 'in',
27752 
                        'hdlType' => 'std_logic',
27753 
                        'width' => 1,
27754 
                      },
27755 
                      'fifo_rd_en' => {
27756 
                        'attributes' => {
27757 
                          'bin_pt' => 0,
27758 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_en.dat',
27759 
                          'is_floating_block' => 1,
27760 
                          'is_gateway_port' => 1,
27761 
                          'must_be_hdl_vector' => 1,
27762 
                          'period' => 1,
27763 
                          'port_id' => 4,
27764 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_en',
27765 
                          'source_block' => 'USER_LOGIC',
27766 
                          'timingConstraint' => 'none',
27767 
                          'type' => 'Bool',
27768 
                        },
27769 
                        'direction' => 'out',
27770 
                        'hdlType' => 'std_logic',
27771 
                        'width' => 1,
27772 
                      },
27773 
                      'fifo_rd_pempty' => {
27774 
                        'attributes' => {
27775 
                          'bin_pt' => 0,
27776 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_pempty.dat',
27777 
                          'is_floating_block' => 1,
27778 
                          'is_gateway_port' => 1,
27779 
                          'must_be_hdl_vector' => 1,
27780 
                          'period' => 1,
27781 
                          'port_id' => 0,
27782 
                          'simulinkName' => 'fifo_rd_pempty',
27783 
                          'source_block' => '',
27784 
                          'timingConstraint' => 'none',
27785 
                          'type' => 'Bool',
27786 
                        },
27787 
                        'direction' => 'in',
27788 
                        'hdlType' => 'std_logic',
27789 
                        'width' => 1,
27790 
                      },
27791 
                      'fifo_rd_valid' => {
27792 
                        'attributes' => {
27793 
                          'bin_pt' => 0,
27794 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_rd_valid.dat',
27795 
                          'is_floating_block' => 1,
27796 
                          'is_gateway_port' => 1,
27797 
                          'must_be_hdl_vector' => 1,
27798 
                          'period' => 1,
27799 
                          'port_id' => 3,
27800 
                          'simulinkName' => 'USER_LOGIC/FIFO_rd_valid',
27801 
                          'source_block' => 'USER_LOGIC',
27802 
                          'timingConstraint' => 'none',
27803 
                          'type' => 'Bool',
27804 
                        },
27805 
                        'direction' => 'in',
27806 
                        'hdlType' => 'std_logic',
27807 
                        'width' => 1,
27808 
                      },
27809 
                      'fifo_wr_count' => {
27810 
                        'attributes' => {
27811 
                          'bin_pt' => 0,
27812 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_count.dat',
27813 
                          'is_floating_block' => 1,
27814 
                          'is_gateway_port' => 1,
27815 
                          'must_be_hdl_vector' => 1,
27816 
                          'period' => 1,
27817 
                          'port_id' => 0,
27818 
                          'simulinkName' => 'fifo_wr_count',
27819 
                          'source_block' => '',
27820 
                          'timingConstraint' => 'none',
27821 
                          'type' => 'UFix_15_0',
27822 
                        },
27823 
                        'direction' => 'in',
27824 
                        'hdlType' => 'std_logic_vector(14 downto 0)',
27825 
                        'width' => 15,
27826 
                      },
27827 
                      'fifo_wr_din' => {
27828 
                        'attributes' => {
27829 
                          'bin_pt' => 0,
27830 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_din.dat',
27831 
                          'is_floating_block' => 1,
27832 
                          'is_gateway_port' => 1,
27833 
                          'must_be_hdl_vector' => 1,
27834 
                          'period' => 1,
27835 
                          'port_id' => 22,
27836 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_din',
27837 
                          'source_block' => 'USER_LOGIC',
27838 
                          'timingConstraint' => 'none',
27839 
                          'type' => 'UFix_72_0',
27840 
                        },
27841 
                        'direction' => 'out',
27842 
                        'hdlType' => 'std_logic_vector(71 downto 0)',
27843 
                        'width' => 72,
27844 
                      },
27845 
                      'fifo_wr_en' => {
27846 
                        'attributes' => {
27847 
                          'bin_pt' => 0,
27848 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_en.dat',
27849 
                          'is_floating_block' => 1,
27850 
                          'is_gateway_port' => 1,
27851 
                          'must_be_hdl_vector' => 1,
27852 
                          'period' => 1,
27853 
                          'port_id' => 5,
27854 
                          'simulinkName' => 'USER_LOGIC/FIFO_wr_en',
27855 
                          'source_block' => 'USER_LOGIC',
27856 
                          'timingConstraint' => 'none',
27857 
                          'type' => 'Bool',
27858 
                        },
27859 
                        'direction' => 'out',
27860 
                        'hdlType' => 'std_logic',
27861 
                        'width' => 1,
27862 
                      },
27863 
                      'fifo_wr_full' => {
27864 
                        'attributes' => {
27865 
                          'bin_pt' => 0,
27866 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_full.dat',
27867 
                          'is_floating_block' => 1,
27868 
                          'is_gateway_port' => 1,
27869 
                          'must_be_hdl_vector' => 1,
27870 
                          'period' => 1,
27871 
                          'port_id' => 0,
27872 
                          'simulinkName' => 'fifo_wr_full',
27873 
                          'source_block' => '',
27874 
                          'timingConstraint' => 'none',
27875 
                          'type' => 'Bool',
27876 
                        },
27877 
                        'direction' => 'in',
27878 
                        'hdlType' => 'std_logic',
27879 
                        'width' => 1,
27880 
                      },
27881 
                      'fifo_wr_pfull' => {
27882 
                        'attributes' => {
27883 
                          'bin_pt' => 0,
27884 
                          'inputFile' => 'pcie_userlogic_00_user_logic_fifo_wr_pfull.dat',
27885 
                          'is_floating_block' => 1,
27886 
                          'is_gateway_port' => 1,
27887 
                          'must_be_hdl_vector' => 1,
27888 
                          'period' => 1,
27889 
                          'port_id' => 0,
27890 
                          'simulinkName' => 'fifo_wr_pfull',
27891 
                          'source_block' => '',
27892 
                          'timingConstraint' => 'none',
27893 
                          'type' => 'Bool',
27894 
                        },
27895 
                        'direction' => 'in',
27896 
                        'hdlType' => 'std_logic',
27897 
                        'width' => 1,
27898 
                      },
27899 
                      'rst_i' => {
27900 
                        'attributes' => {
27901 
                          'bin_pt' => 0,
27902 
                          'inputFile' => 'pcie_userlogic_00_user_logic_rst_i.dat',
27903 
                          'is_floating_block' => 1,
27904 
                          'is_gateway_port' => 1,
27905 
                          'must_be_hdl_vector' => 1,
27906 
                          'period' => 1,
27907 
                          'port_id' => 32,
27908 
                          'simulinkName' => 'USER_LOGIC/rst_i',
27909 
                          'source_block' => 'USER_LOGIC',
27910 
                          'timingConstraint' => 'none',
27911 
                          'type' => 'Bool',
27912 
                        },
27913 
                        'direction' => 'in',
27914 
                        'hdlType' => 'std_logic',
27915 
                        'width' => 1,
27916 
                      },
27917 
                      'rst_o' => {
27918 
                        'attributes' => {
27919 
                          'bin_pt' => 0,
27920 
                          'inputFile' => 'pcie_userlogic_00_user_logic_rst_o.dat',
27921 
                          'is_floating_block' => 1,
27922 
                          'is_gateway_port' => 1,
27923 
                          'must_be_hdl_vector' => 1,
27924 
                          'period' => 1,
27925 
                          'port_id' => 19,
27926 
                          'simulinkName' => 'USER_LOGIC/rst_o',
27927 
                          'source_block' => 'USER_LOGIC',
27928 
                          'timingConstraint' => 'none',
27929 
                          'type' => 'Bool',
27930 
                        },
27931 
                        'direction' => 'out',
27932 
                        'hdlType' => 'std_logic',
27933 
                        'width' => 1,
27934 
                      },
27935 
                      'user_int_1o' => {
27936 
                        'attributes' => {
27937 
                          'bin_pt' => 0,
27938 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_1o.dat',
27939 
                          'is_floating_block' => 1,
27940 
                          'is_gateway_port' => 1,
27941 
                          'must_be_hdl_vector' => 1,
27942 
                          'period' => 1,
27943 
                          'port_id' => 20,
27944 
                          'simulinkName' => 'USER_LOGIC/user_int_1o',
27945 
                          'source_block' => 'USER_LOGIC',
27946 
                          'timingConstraint' => 'none',
27947 
                          'type' => 'Bool',
27948 
                        },
27949 
                        'direction' => 'out',
27950 
                        'hdlType' => 'std_logic',
27951 
                        'width' => 1,
27952 
                      },
27953 
                      'user_int_2o' => {
27954 
                        'attributes' => {
27955 
                          'bin_pt' => 0,
27956 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_2o.dat',
27957 
                          'is_floating_block' => 1,
27958 
                          'is_gateway_port' => 1,
27959 
                          'must_be_hdl_vector' => 1,
27960 
                          'period' => 1,
27961 
                          'port_id' => 30,
27962 
                          'simulinkName' => 'USER_LOGIC/user_int_2o',
27963 
                          'source_block' => 'USER_LOGIC',
27964 
                          'timingConstraint' => 'none',
27965 
                          'type' => 'Bool',
27966 
                        },
27967 
                        'direction' => 'out',
27968 
                        'hdlType' => 'std_logic',
27969 
                        'width' => 1,
27970 
                      },
27971 
                      'user_int_3o' => {
27972 
                        'attributes' => {
27973 
                          'bin_pt' => 0,
27974 
                          'inputFile' => 'pcie_userlogic_00_user_logic_user_int_3o.dat',
27975 
                          'is_floating_block' => 1,
27976 
                          'is_gateway_port' => 1,
27977 
                          'must_be_hdl_vector' => 1,
27978 
                          'period' => 1,
27979 
                          'port_id' => 25,
27980 
                          'simulinkName' => 'USER_LOGIC/user_int_3o',
27981 
                          'source_block' => 'USER_LOGIC',
27982 
                          'timingConstraint' => 'none',
27983 
                          'type' => 'Bool',
27984 
                        },
27985 
                        'direction' => 'out',
27986 
                        'hdlType' => 'std_logic',
27987 
                        'width' => 1,
27988 
                      },
27989 
                    },
27990 
                  },
27991 
                  'entityName' => 'user_logic',
27992 
                },
27993 
              },
27994 
            },
27995 
            'entityName' => 'user_logic_cw',
27996 
          },
27997 
        },
27998 
      },
27999 
      'entityName' => 'PCIe_UserLogic_00',
28000 
    },
28001 
  },
28002 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.