URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [MyUserLogic/] [top_level_0_PCIe_UserLogic_00_INOUT_LOGIC/] [inout_logic.vhd] - Blame information for rev 11

Details | Compare with Previous | View Log


 
-------------------------------------------------------------------
-- System Generator version 12.3 VHDL source file.
--
-- Copyright(C) 2010 by Xilinx, Inc.  All rights reserved.  This
-- text/file contains proprietary, confidential information of Xilinx,
-- Inc., is distributed under license from Xilinx, Inc., and may be used,
-- copied and/or disclosed only pursuant to the terms of a valid license
-- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
-- this text/file solely for design, simulation, implementation and
-- creation of design files limited to Xilinx devices or technologies.
-- Use with non-Xilinx devices or technologies is expressly prohibited
-- and immediately terminates your license unless covered by a separate
-- agreement.
--
-- Xilinx is providing this design, code, or information "as is" solely
-- for use in developing programs and solutions for Xilinx devices.  By
-- providing this design, code, or information as one possible
-- implementation of this feature, application or standard, Xilinx is
-- making no representation that this implementation is free from any
-- claims of infringement.  You are responsible for obtaining any rights
-- you may require for your implementation.  Xilinx expressly disclaims
-- any warranty whatsoever with respect to the adequacy of the
-- implementation, including but not limited to warranties of
-- merchantability or fitness for a particular purpose.
--
-- Xilinx products are not intended for use in life support appliances,
-- devices, or systems.  Use in such applications is expressly prohibited.
--
-- Any modifications that are made to the source code are done at the user's
-- sole risk and will be unsupported.
--
-- This copyright and support notice must be retained as part of this
-- text at all times.  (c) Copyright 1995-2010 Xilinx, Inc.  All rights
-- reserved.
-------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
package conv_pkg is
    constant simulating : boolean := false
      -- synopsys translate_off
        or true
      -- synopsys translate_on
    ;
    constant xlUnsigned : integer := 1;
    constant xlSigned : integer := 2;
    constant xlWrap : integer := 1;
    constant xlSaturate : integer := 2;
    constant xlTruncate : integer := 1;
    constant xlRound : integer := 2;
    constant xlRoundBanker : integer := 3;
    constant xlAddMode : integer := 1;
    constant xlSubMode : integer := 2;
    attribute black_box : boolean;
    attribute syn_black_box : boolean;
    attribute fpga_dont_touch: string;
    attribute box_type :  string;
    attribute keep : string;
    attribute syn_keep : boolean;
    function std_logic_vector_to_unsigned(inp : std_logic_vector) return unsigned;
    function unsigned_to_std_logic_vector(inp : unsigned) return std_logic_vector;
    function std_logic_vector_to_signed(inp : std_logic_vector) return signed;
    function signed_to_std_logic_vector(inp : signed) return std_logic_vector;
    function unsigned_to_signed(inp : unsigned) return signed;
    function signed_to_unsigned(inp : signed) return unsigned;
    function pos(inp : std_logic_vector; arith : INTEGER) return boolean;
    function all_same(inp: std_logic_vector) return boolean;
    function all_zeros(inp: std_logic_vector) return boolean;
    function is_point_five(inp: std_logic_vector) return boolean;
    function all_ones(inp: std_logic_vector) return boolean;
    function convert_type (inp : std_logic_vector; old_width, old_bin_pt,
                           old_arith, new_width, new_bin_pt, new_arith,
                           quantization, overflow : INTEGER)
        return std_logic_vector;
    function cast (inp : std_logic_vector; old_bin_pt,
                   new_width, new_bin_pt, new_arith : INTEGER)
        return std_logic_vector;
    function vec_slice (inp : std_logic_vector; upper, lower : INTEGER)
        return std_logic_vector;
    function s2u_slice (inp : signed; upper, lower : INTEGER)
        return unsigned;
    function u2u_slice (inp : unsigned; upper, lower : INTEGER)
        return unsigned;
    function s2s_cast (inp : signed; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return signed;
    function u2s_cast (inp : unsigned; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return signed;
    function s2u_cast (inp : signed; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return unsigned;
    function u2u_cast (inp : unsigned; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return unsigned;
    function u2v_cast (inp : unsigned; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return std_logic_vector;
    function s2v_cast (inp : signed; old_bin_pt,
                   new_width, new_bin_pt : INTEGER)
        return std_logic_vector;
    function trunc (inp : std_logic_vector; old_width, old_bin_pt, old_arith,
                    new_width, new_bin_pt, new_arith : INTEGER)
        return std_logic_vector;
    function round_towards_inf (inp : std_logic_vector; old_width, old_bin_pt,
                                old_arith, new_width, new_bin_pt,
                                new_arith : INTEGER) return std_logic_vector;
    function round_towards_even (inp : std_logic_vector; old_width, old_bin_pt,
                                old_arith, new_width, new_bin_pt,
                                new_arith : INTEGER) return std_logic_vector;
    function max_signed(width : INTEGER) return std_logic_vector;
    function min_signed(width : INTEGER) return std_logic_vector;
    function saturation_arith(inp:  std_logic_vector;  old_width, old_bin_pt,
                              old_arith, new_width, new_bin_pt, new_arith
                              : INTEGER) return std_logic_vector;
    function wrap_arith(inp:  std_logic_vector;  old_width, old_bin_pt,
                        old_arith, new_width, new_bin_pt, new_arith : INTEGER)
                        return std_logic_vector;
    function fractional_bits(a_bin_pt, b_bin_pt: INTEGER) return INTEGER;
    function integer_bits(a_width, a_bin_pt, b_width, b_bin_pt: INTEGER)
        return INTEGER;
    function sign_ext(inp : std_logic_vector; new_width : INTEGER)
        return std_logic_vector;
    function zero_ext(inp : std_logic_vector; new_width : INTEGER)
        return std_logic_vector;
    function zero_ext(inp : std_logic; new_width : INTEGER)
        return std_logic_vector;
    function extend_MSB(inp : std_logic_vector; new_width, arith : INTEGER)
        return std_logic_vector;
    function align_input(inp : std_logic_vector; old_width, delta, new_arith,
                          new_width: INTEGER)
        return std_logic_vector;
    function pad_LSB(inp : std_logic_vector; new_width: integer)
        return std_logic_vector;
    function pad_LSB(inp : std_logic_vector; new_width, arith : integer)
        return std_logic_vector;
    function max(L, R: INTEGER) return INTEGER;
    function min(L, R: INTEGER) return INTEGER;
    function "="(left,right: STRING) return boolean;
    function boolean_to_signed (inp : boolean; width: integer)
        return signed;
    function boolean_to_unsigned (inp : boolean; width: integer)
        return unsigned;
    function boolean_to_vector (inp : boolean)
        return std_logic_vector;
    function std_logic_to_vector (inp : std_logic)
        return std_logic_vector;
    function integer_to_std_logic_vector (inp : integer;  width, arith : integer)
        return std_logic_vector;
    function std_logic_vector_to_integer (inp : std_logic_vector;  arith : integer)
        return integer;
    function std_logic_to_integer(constant inp : std_logic := '0')
        return integer;
    function bin_string_element_to_std_logic_vector (inp : string;  width, index : integer)
        return std_logic_vector;
    function bin_string_to_std_logic_vector (inp : string)
        return std_logic_vector;
    function hex_string_to_std_logic_vector (inp : string; width : integer)
        return std_logic_vector;
    function makeZeroBinStr (width : integer) return STRING;
    function and_reduce(inp: std_logic_vector) return std_logic;
    -- synopsys translate_off
    function is_binary_string_invalid (inp : string)
        return boolean;
    function is_binary_string_undefined (inp : string)
        return boolean;
    function is_XorU(inp : std_logic_vector)
        return boolean;
    function to_real(inp : std_logic_vector; bin_pt : integer; arith : integer)
        return real;
    function std_logic_to_real(inp : std_logic; bin_pt : integer; arith : integer)
        return real;
    function real_to_std_logic_vector (inp : real;  width, bin_pt, arith : integer)
        return std_logic_vector;
    function real_string_to_std_logic_vector (inp : string;  width, bin_pt, arith : integer)
        return std_logic_vector;
    constant display_precision : integer := 20;
    function real_to_string (inp : real) return string;
    function valid_bin_string(inp : string) return boolean;
    function std_logic_vector_to_bin_string(inp : std_logic_vector) return string;
    function std_logic_to_bin_string(inp : std_logic) return string;
    function std_logic_vector_to_bin_string_w_point(inp : std_logic_vector; bin_pt : integer)
        return string;
    function real_to_bin_string(inp : real;  width, bin_pt, arith : integer)
        return string;
    type stdlogic_to_char_t is array(std_logic) of character;
    constant to_char : stdlogic_to_char_t := (
        'U' => 'U',
        'X' => 'X',
        '0' => '0',
        '1' => '1',
        'Z' => 'Z',
        'W' => 'W',
        'L' => 'L',
        'H' => 'H',
        '-' => '-');
    -- synopsys translate_on
end conv_pkg;
package body conv_pkg is
    function std_logic_vector_to_unsigned(inp : std_logic_vector)
        return unsigned
    is
    begin
        return unsigned (inp);
    end;
    function unsigned_to_std_logic_vector(inp : unsigned)
        return std_logic_vector
    is
    begin
        return std_logic_vector(inp);
    end;
    function std_logic_vector_to_signed(inp : std_logic_vector)
        return signed
    is
    begin
        return  signed (inp);
    end;
    function signed_to_std_logic_vector(inp : signed)
        return std_logic_vector
    is
    begin
        return std_logic_vector(inp);
    end;
    function unsigned_to_signed (inp : unsigned)
        return signed
    is
    begin
        return signed(std_logic_vector(inp));
    end;
    function signed_to_unsigned (inp : signed)
        return unsigned
    is
    begin
        return unsigned(std_logic_vector(inp));
    end;
    function pos(inp : std_logic_vector; arith : INTEGER)
        return boolean
    is
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
    begin
        vec := inp;
        if arith = xlUnsigned then
            return true;
        else
            if vec(width-1) = '0' then
                return true;
            else
                return false;
            end if;
        end if;
        return true;
    end;
    function max_signed(width : INTEGER)
        return std_logic_vector
    is
        variable ones : std_logic_vector(width-2 downto 0);
        variable result : std_logic_vector(width-1 downto 0);
    begin
        ones := (others => '1');
        result(width-1) := '0';
        result(width-2 downto 0) := ones;
        return result;
    end;
    function min_signed(width : INTEGER)
        return std_logic_vector
    is
        variable zeros : std_logic_vector(width-2 downto 0);
        variable result : std_logic_vector(width-1 downto 0);
    begin
        zeros := (others => '0');
        result(width-1) := '1';
        result(width-2 downto 0) := zeros;
        return result;
    end;
    function and_reduce(inp: std_logic_vector) return std_logic
    is
        variable result: std_logic;
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
    begin
        vec := inp;
        result := vec(0);
        if width > 1 then
            for i in 1 to width-1 loop
                result := result and vec(i);
            end loop;
        end if;
        return result;
    end;
    function all_same(inp: std_logic_vector) return boolean
    is
        variable result: boolean;
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
    begin
        vec := inp;
        result := true;
        if width > 0 then
            for i in 1 to width-1 loop
                if vec(i) /= vec(0) then
                    result := false;
                end if;
            end loop;
        end if;
        return result;
    end;
    function all_zeros(inp: std_logic_vector)
        return boolean
    is
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
        variable zero : std_logic_vector(width-1 downto 0);
        variable result : boolean;
    begin
        zero := (others => '0');
        vec := inp;
        -- synopsys translate_off
        if (is_XorU(vec)) then
            return false;
        end if;
         -- synopsys translate_on
        if (std_logic_vector_to_unsigned(vec) = std_logic_vector_to_unsigned(zero)) then
            result := true;
        else
            result := false;
        end if;
        return result;
    end;
    function is_point_five(inp: std_logic_vector)
        return boolean
    is
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
        variable result : boolean;
    begin
        vec := inp;
        -- synopsys translate_off
        if (is_XorU(vec)) then
            return false;
        end if;
         -- synopsys translate_on
        if (width > 1) then
           if ((vec(width-1) = '1') and (all_zeros(vec(width-2 downto 0)) = true)) then
               result := true;
           else
               result := false;
           end if;
        else
           if (vec(width-1) = '1') then
               result := true;
           else
               result := false;
           end if;
        end if;
        return result;
    end;
    function all_ones(inp: std_logic_vector)
        return boolean
    is
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
        variable one : std_logic_vector(width-1 downto 0);
        variable result : boolean;
    begin
        one := (others => '1');
        vec := inp;
        -- synopsys translate_off
        if (is_XorU(vec)) then
            return false;
        end if;
         -- synopsys translate_on
        if (std_logic_vector_to_unsigned(vec) = std_logic_vector_to_unsigned(one)) then
            result := true;
        else
            result := false;
        end if;
        return result;
    end;
    function full_precision_num_width(quantization, overflow, old_width,
                                      old_bin_pt, old_arith,
                                      new_width, new_bin_pt, new_arith : INTEGER)
        return integer
    is
        variable result : integer;
    begin
        result := old_width + 2;
        return result;
    end;
    function quantized_num_width(quantization, overflow, old_width, old_bin_pt,
                                 old_arith, new_width, new_bin_pt, new_arith
                                 : INTEGER)
        return integer
    is
        variable right_of_dp, left_of_dp, result : integer;
    begin
        right_of_dp := max(new_bin_pt, old_bin_pt);
        left_of_dp := max((new_width - new_bin_pt), (old_width - old_bin_pt));
        result := (old_width + 2) + (new_bin_pt - old_bin_pt);
        return result;
    end;
    function convert_type (inp : std_logic_vector; old_width, old_bin_pt,
                           old_arith, new_width, new_bin_pt, new_arith,
                           quantization, overflow : INTEGER)
        return std_logic_vector
    is
        constant fp_width : integer :=
            full_precision_num_width(quantization, overflow, old_width,
                                     old_bin_pt, old_arith, new_width,
                                     new_bin_pt, new_arith);
        constant fp_bin_pt : integer := old_bin_pt;
        constant fp_arith : integer := old_arith;
        variable full_precision_result : std_logic_vector(fp_width-1 downto 0);
        constant q_width : integer :=
            quantized_num_width(quantization, overflow, old_width, old_bin_pt,
                                old_arith, new_width, new_bin_pt, new_arith);
        constant q_bin_pt : integer := new_bin_pt;
        constant q_arith : integer := old_arith;
        variable quantized_result : std_logic_vector(q_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        result := (others => '0');
        full_precision_result := cast(inp, old_bin_pt, fp_width, fp_bin_pt,
                                      fp_arith);
        if (quantization = xlRound) then
            quantized_result := round_towards_inf(full_precision_result,
                                                  fp_width, fp_bin_pt,
                                                  fp_arith, q_width, q_bin_pt,
                                                  q_arith);
        elsif (quantization = xlRoundBanker) then
            quantized_result := round_towards_even(full_precision_result,
                                                  fp_width, fp_bin_pt,
                                                  fp_arith, q_width, q_bin_pt,
                                                  q_arith);
        else
            quantized_result := trunc(full_precision_result, fp_width, fp_bin_pt,
                                      fp_arith, q_width, q_bin_pt, q_arith);
        end if;
        if (overflow = xlSaturate) then
            result := saturation_arith(quantized_result, q_width, q_bin_pt,
                                       q_arith, new_width, new_bin_pt, new_arith);
        else
             result := wrap_arith(quantized_result, q_width, q_bin_pt, q_arith,
                                  new_width, new_bin_pt, new_arith);
        end if;
        return result;
    end;
    function cast (inp : std_logic_vector; old_bin_pt, new_width,
                   new_bin_pt, new_arith : INTEGER)
        return std_logic_vector
    is
        constant old_width : integer := inp'length;
        constant left_of_dp : integer := (new_width - new_bin_pt)
                                         - (old_width - old_bin_pt);
        constant right_of_dp : integer := (new_bin_pt - old_bin_pt);
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
        variable j   : integer;
    begin
        vec := inp;
        for i in new_width-1 downto 0 loop
            j := i - right_of_dp;
            if ( j > old_width-1) then
                if (new_arith = xlUnsigned) then
                    result(i) := '0';
                else
                    result(i) := vec(old_width-1);
                end if;
            elsif ( j >= 0) then
                result(i) := vec(j);
            else
                result(i) := '0';
            end if;
        end loop;
        return result;
    end;
    function vec_slice (inp : std_logic_vector; upper, lower : INTEGER)
      return std_logic_vector
    is
    begin
        return inp(upper downto lower);
    end;
    function s2u_slice (inp : signed; upper, lower : INTEGER)
      return unsigned
    is
    begin
        return unsigned(vec_slice(std_logic_vector(inp), upper, lower));
    end;
    function u2u_slice (inp : unsigned; upper, lower : INTEGER)
      return unsigned
    is
    begin
        return unsigned(vec_slice(std_logic_vector(inp), upper, lower));
    end;
    function s2s_cast (inp : signed; old_bin_pt, new_width, new_bin_pt : INTEGER)
        return signed
    is
    begin
        return signed(cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlSigned));
    end;
    function s2u_cast (inp : signed; old_bin_pt, new_width,
                   new_bin_pt : INTEGER)
        return unsigned
    is
    begin
        return unsigned(cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlSigned));
    end;
    function u2s_cast (inp : unsigned; old_bin_pt, new_width,
                   new_bin_pt : INTEGER)
        return signed
    is
    begin
        return signed(cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlUnsigned));
    end;
    function u2u_cast (inp : unsigned; old_bin_pt, new_width,
                   new_bin_pt : INTEGER)
        return unsigned
    is
    begin
        return unsigned(cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlUnsigned));
    end;
    function u2v_cast (inp : unsigned; old_bin_pt, new_width,
                   new_bin_pt : INTEGER)
        return std_logic_vector
    is
    begin
        return cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlUnsigned);
    end;
    function s2v_cast (inp : signed; old_bin_pt, new_width,
                   new_bin_pt : INTEGER)
        return std_logic_vector
    is
    begin
        return cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlSigned);
    end;
    function boolean_to_signed (inp : boolean; width : integer)
        return signed
    is
        variable result : signed(width - 1 downto 0);
    begin
        result := (others => '0');
        if inp then
          result(0) := '1';
        else
          result(0) := '0';
        end if;
        return result;
    end;
    function boolean_to_unsigned (inp : boolean; width : integer)
        return unsigned
    is
        variable result : unsigned(width - 1 downto 0);
    begin
        result := (others => '0');
        if inp then
          result(0) := '1';
        else
          result(0) := '0';
        end if;
        return result;
    end;
    function boolean_to_vector (inp : boolean)
        return std_logic_vector
    is
        variable result : std_logic_vector(1 - 1 downto 0);
    begin
        result := (others => '0');
        if inp then
          result(0) := '1';
        else
          result(0) := '0';
        end if;
        return result;
    end;
    function std_logic_to_vector (inp : std_logic)
        return std_logic_vector
    is
        variable result : std_logic_vector(1 - 1 downto 0);
    begin
        result(0) := inp;
        return result;
    end;
    function trunc (inp : std_logic_vector; old_width, old_bin_pt, old_arith,
                                new_width, new_bin_pt, new_arith : INTEGER)
        return std_logic_vector
    is
        constant right_of_dp : integer := (old_bin_pt - new_bin_pt);
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if right_of_dp >= 0 then
            if new_arith = xlUnsigned then
                result := zero_ext(vec(old_width-1 downto right_of_dp), new_width);
            else
                result := sign_ext(vec(old_width-1 downto right_of_dp), new_width);
            end if;
        else
            if new_arith = xlUnsigned then
                result := zero_ext(pad_LSB(vec, old_width +
                                           abs(right_of_dp)), new_width);
            else
                result := sign_ext(pad_LSB(vec, old_width +
                                           abs(right_of_dp)), new_width);
            end if;
        end if;
        return result;
    end;
    function round_towards_inf (inp : std_logic_vector; old_width, old_bin_pt,
                                old_arith, new_width, new_bin_pt, new_arith
                                : INTEGER)
        return std_logic_vector
    is
        constant right_of_dp : integer := (old_bin_pt - new_bin_pt);
        constant expected_new_width : integer :=  old_width - right_of_dp  + 1;
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable one_or_zero : std_logic_vector(new_width-1 downto 0);
        variable truncated_val : std_logic_vector(new_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if right_of_dp >= 0 then
            if new_arith = xlUnsigned then
                truncated_val := zero_ext(vec(old_width-1 downto right_of_dp),
                                          new_width);
            else
                truncated_val := sign_ext(vec(old_width-1 downto right_of_dp),
                                          new_width);
            end if;
        else
            if new_arith = xlUnsigned then
                truncated_val := zero_ext(pad_LSB(vec, old_width +
                                                  abs(right_of_dp)), new_width);
            else
                truncated_val := sign_ext(pad_LSB(vec, old_width +
                                                  abs(right_of_dp)), new_width);
            end if;
        end if;
        one_or_zero := (others => '0');
        if (new_arith = xlSigned) then
            if (vec(old_width-1) = '0') then
                one_or_zero(0) := '1';
            end if;
            if (right_of_dp >= 2) and (right_of_dp <= old_width) then
                if (all_zeros(vec(right_of_dp-2 downto 0)) = false) then
                    one_or_zero(0) := '1';
                end if;
            end if;
            if (right_of_dp >= 1) and (right_of_dp <= old_width) then
                if vec(right_of_dp-1) = '0' then
                    one_or_zero(0) := '0';
                end if;
            else
                one_or_zero(0) := '0';
            end if;
        else
            if (right_of_dp >= 1) and (right_of_dp <= old_width) then
                one_or_zero(0) :=  vec(right_of_dp-1);
            end if;
        end if;
        if new_arith = xlSigned then
            result := signed_to_std_logic_vector(std_logic_vector_to_signed(truncated_val) +
                                                 std_logic_vector_to_signed(one_or_zero));
        else
            result := unsigned_to_std_logic_vector(std_logic_vector_to_unsigned(truncated_val) +
                                                  std_logic_vector_to_unsigned(one_or_zero));
        end if;
        return result;
    end;
    function round_towards_even (inp : std_logic_vector; old_width, old_bin_pt,
                                old_arith, new_width, new_bin_pt, new_arith
                                : INTEGER)
        return std_logic_vector
    is
        constant right_of_dp : integer := (old_bin_pt - new_bin_pt);
        constant expected_new_width : integer :=  old_width - right_of_dp  + 1;
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable one_or_zero : std_logic_vector(new_width-1 downto 0);
        variable truncated_val : std_logic_vector(new_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if right_of_dp >= 0 then
            if new_arith = xlUnsigned then
                truncated_val := zero_ext(vec(old_width-1 downto right_of_dp),
                                          new_width);
            else
                truncated_val := sign_ext(vec(old_width-1 downto right_of_dp),
                                          new_width);
            end if;
        else
            if new_arith = xlUnsigned then
                truncated_val := zero_ext(pad_LSB(vec, old_width +
                                                  abs(right_of_dp)), new_width);
            else
                truncated_val := sign_ext(pad_LSB(vec, old_width +
                                                  abs(right_of_dp)), new_width);
            end if;
        end if;
        one_or_zero := (others => '0');
        if (right_of_dp >= 1) and (right_of_dp <= old_width) then
            if (is_point_five(vec(right_of_dp-1 downto 0)) = false) then
                one_or_zero(0) :=  vec(right_of_dp-1);
            else
                one_or_zero(0) :=  vec(right_of_dp);
            end if;
        end if;
        if new_arith = xlSigned then
            result := signed_to_std_logic_vector(std_logic_vector_to_signed(truncated_val) +
                                                 std_logic_vector_to_signed(one_or_zero));
        else
            result := unsigned_to_std_logic_vector(std_logic_vector_to_unsigned(truncated_val) +
                                                  std_logic_vector_to_unsigned(one_or_zero));
        end if;
        return result;
    end;
    function saturation_arith(inp:  std_logic_vector;  old_width, old_bin_pt,
                              old_arith, new_width, new_bin_pt, new_arith
                              : INTEGER)
        return std_logic_vector
    is
        constant left_of_dp : integer := (old_width - old_bin_pt) -
                                         (new_width - new_bin_pt);
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
        variable overflow : boolean;
    begin
        vec := inp;
        overflow := true;
        result := (others => '0');
        if (new_width >= old_width) then
            overflow := false;
        end if;
        if ((old_arith = xlSigned and new_arith = xlSigned) and (old_width > new_width)) then
            if all_same(vec(old_width-1 downto new_width-1)) then
                overflow := false;
            end if;
        end if;
        if (old_arith = xlSigned and new_arith = xlUnsigned) then
            if (old_width > new_width) then
                if all_zeros(vec(old_width-1 downto new_width)) then
                    overflow := false;
                end if;
            else
                if (old_width = new_width) then
                    if (vec(new_width-1) = '0') then
                        overflow := false;
                    end if;
                end if;
            end if;
        end if;
        if (old_arith = xlUnsigned and new_arith = xlUnsigned) then
            if (old_width > new_width) then
                if all_zeros(vec(old_width-1 downto new_width)) then
                    overflow := false;
                end if;
            else
                if (old_width = new_width) then
                    overflow := false;
                end if;
            end if;
        end if;
        if ((old_arith = xlUnsigned and new_arith = xlSigned) and (old_width > new_width)) then
            if all_same(vec(old_width-1 downto new_width-1)) then
                overflow := false;
            end if;
        end if;
        if overflow then
            if new_arith = xlSigned then
                if vec(old_width-1) = '0' then
                    result := max_signed(new_width);
                else
                    result := min_signed(new_width);
                end if;
            else
                if ((old_arith = xlSigned) and vec(old_width-1) = '1') then
                    result := (others => '0');
                else
                    result := (others => '1');
                end if;
            end if;
        else
            if (old_arith = xlSigned) and (new_arith = xlUnsigned) then
                if (vec(old_width-1) = '1') then
                    vec := (others => '0');
                end if;
            end if;
            if new_width <= old_width then
                result := vec(new_width-1 downto 0);
            else
                if new_arith = xlUnsigned then
                    result := zero_ext(vec, new_width);
                else
                    result := sign_ext(vec, new_width);
                end if;
            end if;
        end if;
        return result;
    end;
   function wrap_arith(inp:  std_logic_vector;  old_width, old_bin_pt,
                       old_arith, new_width, new_bin_pt, new_arith : INTEGER)
        return std_logic_vector
    is
        variable result : std_logic_vector(new_width-1 downto 0);
        variable result_arith : integer;
    begin
        if (old_arith = xlSigned) and (new_arith = xlUnsigned) then
            result_arith := xlSigned;
        end if;
        result := cast(inp, old_bin_pt, new_width, new_bin_pt, result_arith);
        return result;
    end;
    function fractional_bits(a_bin_pt, b_bin_pt: INTEGER) return INTEGER is
    begin
        return max(a_bin_pt, b_bin_pt);
    end;
    function integer_bits(a_width, a_bin_pt, b_width, b_bin_pt: INTEGER)
        return INTEGER is
    begin
        return  max(a_width - a_bin_pt, b_width - b_bin_pt);
    end;
    function pad_LSB(inp : std_logic_vector; new_width: integer)
        return STD_LOGIC_VECTOR
    is
        constant orig_width : integer := inp'length;
        variable vec : std_logic_vector(orig_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
        variable pos : integer;
        constant pad_pos : integer := new_width - orig_width - 1;
    begin
        vec := inp;
        pos := new_width-1;
        if (new_width >= orig_width) then
            for i in orig_width-1 downto 0 loop
                result(pos) := vec(i);
                pos := pos - 1;
            end loop;
            if pad_pos >= 0 then
                for i in pad_pos downto 0 loop
                    result(i) := '0';
                end loop;
            end if;
        end if;
        return result;
    end;
    function sign_ext(inp : std_logic_vector; new_width : INTEGER)
        return std_logic_vector
    is
        constant old_width : integer := inp'length;
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if new_width >= old_width then
            result(old_width-1 downto 0) := vec;
            if new_width-1 >= old_width then
                for i in new_width-1 downto old_width loop
                    result(i) := vec(old_width-1);
                end loop;
            end if;
        else
            result(new_width-1 downto 0) := vec(new_width-1 downto 0);
        end if;
        return result;
    end;
    function zero_ext(inp : std_logic_vector; new_width : INTEGER)
        return std_logic_vector
    is
        constant old_width : integer := inp'length;
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if new_width >= old_width then
            result(old_width-1 downto 0) := vec;
            if new_width-1 >= old_width then
                for i in new_width-1 downto old_width loop
                    result(i) := '0';
                end loop;
            end if;
        else
            result(new_width-1 downto 0) := vec(new_width-1 downto 0);
        end if;
        return result;
    end;
    function zero_ext(inp : std_logic; new_width : INTEGER)
        return std_logic_vector
    is
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        result(0) := inp;
        for i in new_width-1 downto 1 loop
            result(i) := '0';
        end loop;
        return result;
    end;
    function extend_MSB(inp : std_logic_vector; new_width, arith : INTEGER)
        return std_logic_vector
    is
        constant orig_width : integer := inp'length;
        variable vec : std_logic_vector(orig_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if arith = xlUnsigned then
            result := zero_ext(vec, new_width);
        else
            result := sign_ext(vec, new_width);
        end if;
        return result;
    end;
    function pad_LSB(inp : std_logic_vector; new_width, arith: integer)
        return STD_LOGIC_VECTOR
    is
        constant orig_width : integer := inp'length;
        variable vec : std_logic_vector(orig_width-1 downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
        variable pos : integer;
    begin
        vec := inp;
        pos := new_width-1;
        if (arith = xlUnsigned) then
            result(pos) := '0';
            pos := pos - 1;
        else
            result(pos) := vec(orig_width-1);
            pos := pos - 1;
        end if;
        if (new_width >= orig_width) then
            for i in orig_width-1 downto 0 loop
                result(pos) := vec(i);
                pos := pos - 1;
            end loop;
            if pos >= 0 then
                for i in pos downto 0 loop
                    result(i) := '0';
                end loop;
            end if;
        end if;
        return result;
    end;
    function align_input(inp : std_logic_vector; old_width, delta, new_arith,
                         new_width: INTEGER)
        return std_logic_vector
    is
        variable vec : std_logic_vector(old_width-1 downto 0);
        variable padded_inp : std_logic_vector((old_width + delta)-1  downto 0);
        variable result : std_logic_vector(new_width-1 downto 0);
    begin
        vec := inp;
        if delta > 0 then
            padded_inp := pad_LSB(vec, old_width+delta);
            result := extend_MSB(padded_inp, new_width, new_arith);
        else
            result := extend_MSB(vec, new_width, new_arith);
        end if;
        return result;
    end;
    function max(L, R: INTEGER) return INTEGER is
    begin
        if L > R then
            return L;
        else
            return R;
        end if;
    end;
    function min(L, R: INTEGER) return INTEGER is
    begin
        if L < R then
            return L;
        else
            return R;
        end if;
    end;
    function "="(left,right: STRING) return boolean is
    begin
        if (left'length /= right'length) then
            return false;
        else
            test : for i in 1 to left'length loop
                if left(i) /= right(i) then
                    return false;
                end if;
            end loop test;
            return true;
        end if;
    end;
    -- synopsys translate_off
    function is_binary_string_invalid (inp : string)
        return boolean
    is
        variable vec : string(1 to inp'length);
        variable result : boolean;
    begin
        vec := inp;
        result := false;
        for i in 1 to vec'length loop
            if ( vec(i) = 'X' ) then
                result := true;
            end if;
        end loop;
        return result;
    end;
    function is_binary_string_undefined (inp : string)
        return boolean
    is
        variable vec : string(1 to inp'length);
        variable result : boolean;
    begin
        vec := inp;
        result := false;
        for i in 1 to vec'length loop
            if ( vec(i) = 'U' ) then
                result := true;
            end if;
        end loop;
        return result;
    end;
    function is_XorU(inp : std_logic_vector)
        return boolean
    is
        constant width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
        variable result : boolean;
    begin
        vec := inp;
        result := false;
        for i in 0 to width-1 loop
            if (vec(i) = 'U') or (vec(i) = 'X') then
                result := true;
            end if;
        end loop;
        return result;
    end;
    function to_real(inp : std_logic_vector; bin_pt : integer; arith : integer)
        return real
    is
        variable  vec : std_logic_vector(inp'length-1 downto 0);
        variable result, shift_val, undefined_real : real;
        variable neg_num : boolean;
    begin
        vec := inp;
        result := 0.0;
        neg_num := false;
        if vec(inp'length-1) = '1' then
            neg_num := true;
        end if;
        for i in 0 to inp'length-1 loop
            if  vec(i) = 'U' or vec(i) = 'X' then
                return undefined_real;
            end if;
            if arith = xlSigned then
                if neg_num then
                    if vec(i) = '0' then
                        result := result + 2.0**i;
                    end if;
                else
                    if vec(i) = '1' then
                        result := result + 2.0**i;
                    end if;
                end if;
            else
                if vec(i) = '1' then
                    result := result + 2.0**i;
                end if;
            end if;
        end loop;
        if arith = xlSigned then
            if neg_num then
                result := result + 1.0;
                result := result * (-1.0);
            end if;
        end if;
        shift_val := 2.0**(-1*bin_pt);
        result := result * shift_val;
        return result;
    end;
    function std_logic_to_real(inp : std_logic; bin_pt : integer; arith : integer)
        return real
    is
        variable result : real := 0.0;
    begin
        if inp = '1' then
            result := 1.0;
        end if;
        if arith = xlSigned then
            assert false
                report "It doesn't make sense to convert a 1 bit number to a signed real.";
        end if;
        return result;
    end;
    -- synopsys translate_on
    function integer_to_std_logic_vector (inp : integer;  width, arith : integer)
        return std_logic_vector
    is
        variable result : std_logic_vector(width-1 downto 0);
        variable unsigned_val : unsigned(width-1 downto 0);
        variable signed_val : signed(width-1 downto 0);
    begin
        if (arith = xlSigned) then
            signed_val := to_signed(inp, width);
            result := signed_to_std_logic_vector(signed_val);
        else
            unsigned_val := to_unsigned(inp, width);
            result := unsigned_to_std_logic_vector(unsigned_val);
        end if;
        return result;
    end;
    function std_logic_vector_to_integer (inp : std_logic_vector;  arith : integer)
        return integer
    is
        constant width : integer := inp'length;
        variable unsigned_val : unsigned(width-1 downto 0);
        variable signed_val : signed(width-1 downto 0);
        variable result : integer;
    begin
        if (arith = xlSigned) then
            signed_val := std_logic_vector_to_signed(inp);
            result := to_integer(signed_val);
        else
            unsigned_val := std_logic_vector_to_unsigned(inp);
            result := to_integer(unsigned_val);
        end if;
        return result;
    end;
    function std_logic_to_integer(constant inp : std_logic := '0')
        return integer
    is
    begin
        if inp = '1' then
            return 1;
        else
            return 0;
        end if;
    end;
    function makeZeroBinStr (width : integer) return STRING is
        variable result : string(1 to width+3);
    begin
        result(1) := '0';
        result(2) := 'b';
        for i in 3 to width+2 loop
            result(i) := '0';
        end loop;
        result(width+3) := '.';
        return result;
    end;
    -- synopsys translate_off
    function real_string_to_std_logic_vector (inp : string;  width, bin_pt, arith : integer)
        return std_logic_vector
    is
        variable result : std_logic_vector(width-1 downto 0);
    begin
        result := (others => '0');
        return result;
    end;
    function real_to_std_logic_vector (inp : real;  width, bin_pt, arith : integer)
        return std_logic_vector
    is
        variable real_val : real;
        variable int_val : integer;
        variable result : std_logic_vector(width-1 downto 0) := (others => '0');
        variable unsigned_val : unsigned(width-1 downto 0) := (others => '0');
        variable signed_val : signed(width-1 downto 0) := (others => '0');
    begin
        real_val := inp;
        int_val := integer(real_val * 2.0**(bin_pt));
        if (arith = xlSigned) then
            signed_val := to_signed(int_val, width);
            result := signed_to_std_logic_vector(signed_val);
        else
            unsigned_val := to_unsigned(int_val, width);
            result := unsigned_to_std_logic_vector(unsigned_val);
        end if;
        return result;
    end;
    -- synopsys translate_on
    function valid_bin_string (inp : string)
        return boolean
    is
        variable vec : string(1 to inp'length);
    begin
        vec := inp;
        if (vec(1) = '0' and vec(2) = 'b') then
            return true;
        else
            return false;
        end if;
    end;
    function hex_string_to_std_logic_vector(inp: string; width : integer)
        return std_logic_vector is
        constant strlen       : integer := inp'LENGTH;
        variable result       : std_logic_vector(width-1 downto 0);
        variable bitval       : std_logic_vector((strlen*4)-1 downto 0);
        variable posn         : integer;
        variable ch           : character;
        variable vec          : string(1 to strlen);
    begin
        vec := inp;
        result := (others => '0');
        posn := (strlen*4)-1;
        for i in 1 to strlen loop
            ch := vec(i);
            case ch is
                when '0' => bitval(posn downto posn-3) := "0000";
                when '1' => bitval(posn downto posn-3) := "0001";
                when '2' => bitval(posn downto posn-3) := "0010";
                when '3' => bitval(posn downto posn-3) := "0011";
                when '4' => bitval(posn downto posn-3) := "0100";
                when '5' => bitval(posn downto posn-3) := "0101";
                when '6' => bitval(posn downto posn-3) := "0110";
                when '7' => bitval(posn downto posn-3) := "0111";
                when '8' => bitval(posn downto posn-3) := "1000";
                when '9' => bitval(posn downto posn-3) := "1001";
                when 'A' | 'a' => bitval(posn downto posn-3) := "1010";
                when 'B' | 'b' => bitval(posn downto posn-3) := "1011";
                when 'C' | 'c' => bitval(posn downto posn-3) := "1100";
                when 'D' | 'd' => bitval(posn downto posn-3) := "1101";
                when 'E' | 'e' => bitval(posn downto posn-3) := "1110";
                when 'F' | 'f' => bitval(posn downto posn-3) := "1111";
                when others => bitval(posn downto posn-3) := "XXXX";
                               -- synopsys translate_off
                               ASSERT false
                                   REPORT "Invalid hex value" SEVERITY ERROR;
                               -- synopsys translate_on
            end case;
            posn := posn - 4;
        end loop;
        if (width <= strlen*4) then
            result :=  bitval(width-1 downto 0);
        else
            result((strlen*4)-1 downto 0) := bitval;
        end if;
        return result;
    end;
    function bin_string_to_std_logic_vector (inp : string)
        return std_logic_vector
    is
        variable pos : integer;
        variable vec : string(1 to inp'length);
        variable result : std_logic_vector(inp'length-1 downto 0);
    begin
        vec := inp;
        pos := inp'length-1;
        result := (others => '0');
        for i in 1 to vec'length loop
            -- synopsys translate_off
            if (pos < 0) and (vec(i) = '0' or vec(i) = '1' or vec(i) = 'X' or vec(i) = 'U')  then
                assert false
                    report "Input string is larger than output std_logic_vector. Truncating output.";
                return result;
            end if;
            -- synopsys translate_on
            if vec(i) = '0' then
                result(pos) := '0';
                pos := pos - 1;
            end if;
            if vec(i) = '1' then
                result(pos) := '1';
                pos := pos - 1;
            end if;
            -- synopsys translate_off
            if (vec(i) = 'X' or vec(i) = 'U') then
                result(pos) := 'U';
                pos := pos - 1;
            end if;
            -- synopsys translate_on
        end loop;
        return result;
    end;
    function bin_string_element_to_std_logic_vector (inp : string;  width, index : integer)
        return std_logic_vector
    is
        constant str_width : integer := width + 4;
        constant inp_len : integer := inp'length;
        constant num_elements : integer := (inp_len + 1)/str_width;
        constant reverse_index : integer := (num_elements-1) - index;
        variable left_pos : integer;
        variable right_pos : integer;
        variable vec : string(1 to inp'length);
        variable result : std_logic_vector(width-1 downto 0);
    begin
        vec := inp;
        result := (others => '0');
        if (reverse_index = 0) and (reverse_index < num_elements) and (inp_len-3 >= width) then
            left_pos := 1;
            right_pos := width + 3;
            result := bin_string_to_std_logic_vector(vec(left_pos to right_pos));
        end if;
        if (reverse_index > 0) and (reverse_index < num_elements) and (inp_len-3 >= width) then
            left_pos := (reverse_index * str_width) + 1;
            right_pos := left_pos + width + 2;
            result := bin_string_to_std_logic_vector(vec(left_pos to right_pos));
        end if;
        return result;
    end;
   -- synopsys translate_off
    function std_logic_vector_to_bin_string(inp : std_logic_vector)
        return string
    is
        variable vec : std_logic_vector(1 to inp'length);
        variable result : string(vec'range);
    begin
        vec := inp;
        for i in vec'range loop
            result(i) := to_char(vec(i));
        end loop;
        return result;
    end;
    function std_logic_to_bin_string(inp : std_logic)
        return string
    is
        variable result : string(1 to 3);
    begin
        result(1) := '0';
        result(2) := 'b';
        result(3) := to_char(inp);
        return result;
    end;
    function std_logic_vector_to_bin_string_w_point(inp : std_logic_vector; bin_pt : integer)
        return string
    is
        variable width : integer := inp'length;
        variable vec : std_logic_vector(width-1 downto 0);
        variable str_pos : integer;
        variable result : string(1 to width+3);
    begin
        vec := inp;
        str_pos := 1;
        result(str_pos) := '0';
        str_pos := 2;
        result(str_pos) := 'b';
        str_pos := 3;
        for i in width-1 downto 0  loop
            if (((width+3) - bin_pt) = str_pos) then
                result(str_pos) := '.';
                str_pos := str_pos + 1;
            end if;
            result(str_pos) := to_char(vec(i));
            str_pos := str_pos + 1;
        end loop;
        if (bin_pt = 0) then
            result(str_pos) := '.';
        end if;
        return result;
    end;
    function real_to_bin_string(inp : real;  width, bin_pt, arith : integer)
        return string
    is
        variable result : string(1 to width);
        variable vec : std_logic_vector(width-1 downto 0);
    begin
        vec := real_to_std_logic_vector(inp, width, bin_pt, arith);
        result := std_logic_vector_to_bin_string(vec);
        return result;
    end;
    function real_to_string (inp : real) return string
    is
        variable result : string(1 to display_precision) := (others => ' ');
    begin
        result(real'image(inp)'range) := real'image(inp);
        return result;
    end;
    -- synopsys translate_on
end conv_pkg;
 
-------------------------------------------------------------------
-- System Generator version 12.3 VHDL source file.
--
-- Copyright(C) 2010 by Xilinx, Inc.  All rights reserved.  This
-- text/file contains proprietary, confidential information of Xilinx,
-- Inc., is distributed under license from Xilinx, Inc., and may be used,
-- copied and/or disclosed only pursuant to the terms of a valid license
-- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
-- this text/file solely for design, simulation, implementation and
-- creation of design files limited to Xilinx devices or technologies.
-- Use with non-Xilinx devices or technologies is expressly prohibited
-- and immediately terminates your license unless covered by a separate
-- agreement.
--
-- Xilinx is providing this design, code, or information "as is" solely
-- for use in developing programs and solutions for Xilinx devices.  By
-- providing this design, code, or information as one possible
-- implementation of this feature, application or standard, Xilinx is
-- making no representation that this implementation is free from any
-- claims of infringement.  You are responsible for obtaining any rights
-- you may require for your implementation.  Xilinx expressly disclaims
-- any warranty whatsoever with respect to the adequacy of the
-- implementation, including but not limited to warranties of
-- merchantability or fitness for a particular purpose.
--
-- Xilinx products are not intended for use in life support appliances,
-- devices, or systems.  Use in such applications is expressly prohibited.
--
-- Any modifications that are made to the source code are done at the user's
-- sole risk and will be unsupported.
--
-- This copyright and support notice must be retained as part of this
-- text at all times.  (c) Copyright 1995-2010 Xilinx, Inc.  All rights
-- reserved.
-------------------------------------------------------------------
-- synopsys translate_off
library unisim;
use unisim.vcomponents.all;
-- synopsys translate_on
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity srl17e is
    generic (width : integer:=16;
             latency : integer :=8);
    port (clk   : in std_logic;
          ce    : in std_logic;
          d     : in std_logic_vector(width-1 downto 0);
          q     : out std_logic_vector(width-1 downto 0));
end srl17e;
architecture structural of srl17e is
    component SRL16E
        port (D   : in STD_ULOGIC;
              CE  : in STD_ULOGIC;
              CLK : in STD_ULOGIC;
              A0  : in STD_ULOGIC;
              A1  : in STD_ULOGIC;
              A2  : in STD_ULOGIC;
              A3  : in STD_ULOGIC;
              Q   : out STD_ULOGIC);
    end component;
    attribute syn_black_box of SRL16E : component is true;
    attribute fpga_dont_touch of SRL16E : component is "true";
    component FDE
        port(
            Q  :        out   STD_ULOGIC;
            D  :        in    STD_ULOGIC;
            C  :        in    STD_ULOGIC;
            CE :        in    STD_ULOGIC);
    end component;
    attribute syn_black_box of FDE : component is true;
    attribute fpga_dont_touch of FDE : component is "true";
    constant a : std_logic_vector(4 downto 0) :=
        integer_to_std_logic_vector(latency-2,5,xlSigned);
    signal d_delayed : std_logic_vector(width-1 downto 0);
    signal srl16_out : std_logic_vector(width-1 downto 0);
begin
    d_delayed <= d after 200 ps;
    reg_array : for i in 0 to width-1 generate
        srl16_used: if latency > 1 generate
            u1 : srl16e port map(clk => clk,
                                 d => d_delayed(i),
                                 q => srl16_out(i),
                                 ce => ce,
                                 a0 => a(0),
                                 a1 => a(1),
                                 a2 => a(2),
                                 a3 => a(3));
        end generate;
        srl16_not_used: if latency <= 1 generate
            srl16_out(i) <= d_delayed(i);
        end generate;
        fde_used: if latency /= 0  generate
            u2 : fde port map(c => clk,
                              d => srl16_out(i),
                              q => q(i),
                              ce => ce);
        end generate;
        fde_not_used: if latency = 0  generate
            q(i) <= srl16_out(i);
        end generate;
    end generate;
 end structural;
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity synth_reg is
    generic (width           : integer := 8;
             latency         : integer := 1);
    port (i       : in std_logic_vector(width-1 downto 0);
          ce      : in std_logic;
          clr     : in std_logic;
          clk     : in std_logic;
          o       : out std_logic_vector(width-1 downto 0));
end synth_reg;
architecture structural of synth_reg is
    component srl17e
        generic (width : integer:=16;
                 latency : integer :=8);
        port (clk : in std_logic;
              ce  : in std_logic;
              d   : in std_logic_vector(width-1 downto 0);
              q   : out std_logic_vector(width-1 downto 0));
    end component;
    function calc_num_srl17es (latency : integer)
        return integer
    is
        variable remaining_latency : integer;
        variable result : integer;
    begin
        result := latency / 17;
        remaining_latency := latency - (result * 17);
        if (remaining_latency /= 0) then
            result := result + 1;
        end if;
        return result;
    end;
    constant complete_num_srl17es : integer := latency / 17;
    constant num_srl17es : integer := calc_num_srl17es(latency);
    constant remaining_latency : integer := latency - (complete_num_srl17es * 17);
    type register_array is array (num_srl17es downto 0) of
        std_logic_vector(width-1 downto 0);
    signal z : register_array;
begin
    z(0) <= i;
    complete_ones : if complete_num_srl17es > 0 generate
        srl17e_array: for i in 0 to complete_num_srl17es-1 generate
            delay_comp : srl17e
                generic map (width => width,
                             latency => 17)
                port map (clk => clk,
                          ce  => ce,
                          d       => z(i),
                          q       => z(i+1));
        end generate;
    end generate;
    partial_one : if remaining_latency > 0 generate
        last_srl17e : srl17e
            generic map (width => width,
                         latency => remaining_latency)
            port map (clk => clk,
                      ce  => ce,
                      d   => z(num_srl17es-1),
                      q   => z(num_srl17es));
    end generate;
    o <= z(num_srl17es);
end structural;
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity synth_reg_reg is
    generic (width           : integer := 8;
             latency         : integer := 1);
    port (i       : in std_logic_vector(width-1 downto 0);
          ce      : in std_logic;
          clr     : in std_logic;
          clk     : in std_logic;
          o       : out std_logic_vector(width-1 downto 0));
end synth_reg_reg;
architecture behav of synth_reg_reg is
  type reg_array_type is array (latency-1 downto 0) of std_logic_vector(width -1 downto 0);
  signal reg_bank : reg_array_type := (others => (others => '0'));
  signal reg_bank_in : reg_array_type := (others => (others => '0'));
  attribute syn_allow_retiming : boolean;
  attribute syn_srlstyle : string;
  attribute syn_allow_retiming of reg_bank : signal is true;
  attribute syn_allow_retiming of reg_bank_in : signal is true;
  attribute syn_srlstyle of reg_bank : signal is "registers";
  attribute syn_srlstyle of reg_bank_in : signal is "registers";
begin
  latency_eq_0: if latency = 0 generate
    o <= i;
  end generate latency_eq_0;
  latency_gt_0: if latency >= 1 generate
    o <= reg_bank(latency-1);
    reg_bank_in(0) <= i;
    loop_gen: for idx in latency-2 downto 0 generate
      reg_bank_in(idx+1) <= reg_bank(idx);
    end generate loop_gen;
    sync_loop: for sync_idx in latency-1 downto 0 generate
      sync_proc: process (clk)
      begin
        if clk'event and clk = '1' then
          if ce = '1'  then
            reg_bank(sync_idx) <= reg_bank_in(sync_idx);
          end if;
        end if;
      end process sync_proc;
    end generate sync_loop;
  end generate latency_gt_0;
end behav;
 
-------------------------------------------------------------------
-- System Generator version 12.3 VHDL source file.
--
-- Copyright(C) 2010 by Xilinx, Inc.  All rights reserved.  This
-- text/file contains proprietary, confidential information of Xilinx,
-- Inc., is distributed under license from Xilinx, Inc., and may be used,
-- copied and/or disclosed only pursuant to the terms of a valid license
-- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
-- this text/file solely for design, simulation, implementation and
-- creation of design files limited to Xilinx devices or technologies.
-- Use with non-Xilinx devices or technologies is expressly prohibited
-- and immediately terminates your license unless covered by a separate
-- agreement.
--
-- Xilinx is providing this design, code, or information "as is" solely
-- for use in developing programs and solutions for Xilinx devices.  By
-- providing this design, code, or information as one possible
-- implementation of this feature, application or standard, Xilinx is
-- making no representation that this implementation is free from any
-- claims of infringement.  You are responsible for obtaining any rights
-- you may require for your implementation.  Xilinx expressly disclaims
-- any warranty whatsoever with respect to the adequacy of the
-- implementation, including but not limited to warranties of
-- merchantability or fitness for a particular purpose.
--
-- Xilinx products are not intended for use in life support appliances,
-- devices, or systems.  Use in such applications is expressly prohibited.
--
-- Any modifications that are made to the source code are done at the user's
-- sole risk and will be unsupported.
--
-- This copyright and support notice must be retained as part of this
-- text at all times.  (c) Copyright 1995-2010 Xilinx, Inc.  All rights
-- reserved.
-------------------------------------------------------------------
-- synopsys translate_off
library unisim;
use unisim.vcomponents.all;
-- synopsys translate_on
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity single_reg_w_init is
  generic (
    width: integer := 8;
    init_index: integer := 0;
    init_value: bit_vector := b"0000"
  );
  port (
    i: in std_logic_vector(width - 1 downto 0);
    ce: in std_logic;
    clr: in std_logic;
    clk: in std_logic;
    o: out std_logic_vector(width - 1 downto 0)
  );
end single_reg_w_init;
architecture structural of single_reg_w_init is
  function build_init_const(width: integer;
                            init_index: integer;
                            init_value: bit_vector)
    return std_logic_vector
  is
    variable result: std_logic_vector(width - 1 downto 0);
  begin
    if init_index = 0 then
      result := (others => '0');
    elsif init_index = 1 then
      result := (others => '0');
      result(0) := '1';
    else
      result := to_stdlogicvector(init_value);
    end if;
    return result;
  end;
  component fdre
    port (
      q: out std_ulogic;
      d: in  std_ulogic;
      c: in  std_ulogic;
      ce: in  std_ulogic;
      r: in  std_ulogic
    );
  end component;
  attribute syn_black_box of fdre: component is true;
  attribute fpga_dont_touch of fdre: component is "true";
  component fdse
    port (
      q: out std_ulogic;
      d: in  std_ulogic;
      c: in  std_ulogic;
      ce: in  std_ulogic;
      s: in  std_ulogic
    );
  end component;
  attribute syn_black_box of fdse: component is true;
  attribute fpga_dont_touch of fdse: component is "true";
  constant init_const: std_logic_vector(width - 1 downto 0)
    := build_init_const(width, init_index, init_value);
begin
  fd_prim_array: for index in 0 to width - 1 generate
    bit_is_0: if (init_const(index) = '0') generate
      fdre_comp: fdre
        port map (
          c => clk,
          d => i(index),
          q => o(index),
          ce => ce,
          r => clr
        );
    end generate;
    bit_is_1: if (init_const(index) = '1') generate
      fdse_comp: fdse
        port map (
          c => clk,
          d => i(index),
          q => o(index),
          ce => ce,
          s => clr
        );
    end generate;
  end generate;
end architecture structural;
-- synopsys translate_off
library unisim;
use unisim.vcomponents.all;
-- synopsys translate_on
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
entity synth_reg_w_init is
  generic (
    width: integer := 8;
    init_index: integer := 0;
    init_value: bit_vector := b"0000";
    latency: integer := 1
  );
  port (
    i: in std_logic_vector(width - 1 downto 0);
    ce: in std_logic;
    clr: in std_logic;
    clk: in std_logic;
    o: out std_logic_vector(width - 1 downto 0)
  );
end synth_reg_w_init;
architecture structural of synth_reg_w_init is
  component single_reg_w_init
    generic (
      width: integer := 8;
      init_index: integer := 0;
      init_value: bit_vector := b"0000"
    );
    port (
      i: in std_logic_vector(width - 1 downto 0);
      ce: in std_logic;
      clr: in std_logic;
      clk: in std_logic;
      o: out std_logic_vector(width - 1 downto 0)
    );
  end component;
  signal dly_i: std_logic_vector((latency + 1) * width - 1 downto 0);
  signal dly_clr: std_logic;
begin
  latency_eq_0: if (latency = 0) generate
    o <= i;
  end generate;
  latency_gt_0: if (latency >= 1) generate
    dly_i((latency + 1) * width - 1 downto latency * width) <= i
      after 200 ps;
    dly_clr <= clr after 200 ps;
    fd_array: for index in latency downto 1 generate
       reg_comp: single_reg_w_init
          generic map (
            width => width,
            init_index => init_index,
            init_value => init_value
          )
          port map (
            clk => clk,
            i => dly_i((index + 1) * width - 1 downto index * width),
            o => dly_i(index * width - 1 downto (index - 1) * width),
            ce => ce,
            clr => dly_clr
          );
    end generate;
    o <= dly_i(width - 1 downto 0);
  end generate;
end structural;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use work.conv_pkg.all;
 
entity constant_6293007044 is
  port (
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end constant_6293007044;
 
 
architecture behavior of constant_6293007044 is
begin
  op <= "1";
end behavior;
 
library IEEE;
use IEEE.std_logic_1164.all;
use work.conv_pkg.all;
 
-- Generated from Simulink block "INOUT_LOGIC"
 
entity inout_logic is
  port (
    data_out: in std_logic;
    data_out_x0: in std_logic_vector(31 downto 0);
    data_out_x1: in std_logic_vector(31 downto 0);
    data_out_x10: in std_logic;
    data_out_x11: in std_logic;
    data_out_x12: in std_logic_vector(31 downto 0);
    data_out_x13: in std_logic;
    data_out_x14: in std_logic_vector(31 downto 0);
    data_out_x15: in std_logic;
    data_out_x16: in std_logic_vector(31 downto 0);
    data_out_x17: in std_logic;
    data_out_x18: in std_logic_vector(31 downto 0);
    data_out_x19: in std_logic;
    data_out_x2: in std_logic;
    data_out_x20: in std_logic_vector(31 downto 0);
    data_out_x21: in std_logic;
    data_out_x22: in std_logic_vector(31 downto 0);
    data_out_x23: in std_logic;
    data_out_x24: in std_logic_vector(31 downto 0);
    data_out_x25: in std_logic_vector(31 downto 0);
    data_out_x26: in std_logic;
    data_out_x3: in std_logic_vector(31 downto 0);
    data_out_x4: in std_logic;
    data_out_x5: in std_logic_vector(31 downto 0);
    data_out_x6: in std_logic;
    data_out_x7: in std_logic_vector(31 downto 0);
    data_out_x8: in std_logic;
    data_out_x9: in std_logic_vector(31 downto 0);
    debug_in_1i: in std_logic_vector(31 downto 0);
    debug_in_2i: in std_logic_vector(31 downto 0);
    debug_in_3i: in std_logic_vector(31 downto 0);
    debug_in_4i: in std_logic_vector(31 downto 0);
    dma_host2board_busy: in std_logic;
    dma_host2board_done: in std_logic;
    reg01_td: in std_logic_vector(31 downto 0);
    reg01_tv: in std_logic;
    reg02_td: in std_logic_vector(31 downto 0);
    reg02_tv: in std_logic;
    reg03_td: in std_logic_vector(31 downto 0);
    reg03_tv: in std_logic;
    reg04_td: in std_logic_vector(31 downto 0);
    reg04_tv: in std_logic;
    reg05_td: in std_logic_vector(31 downto 0);
    reg05_tv: in std_logic;
    reg06_td: in std_logic_vector(31 downto 0);
    reg06_tv: in std_logic;
    reg07_td: in std_logic_vector(31 downto 0);
    reg07_tv: in std_logic;
    reg08_td: in std_logic_vector(31 downto 0);
    reg08_tv: in std_logic;
    reg09_td: in std_logic_vector(31 downto 0);
    reg09_tv: in std_logic;
    reg10_td: in std_logic_vector(31 downto 0);
    reg10_tv: in std_logic;
    reg11_td: in std_logic_vector(31 downto 0);
    reg11_tv: in std_logic;
    reg12_td: in std_logic_vector(31 downto 0);
    reg12_tv: in std_logic;
    reg13_td: in std_logic_vector(31 downto 0);
    reg13_tv: in std_logic;
    reg14_td: in std_logic_vector(31 downto 0);
    reg14_tv: in std_logic;
    data_in: out std_logic_vector(31 downto 0);
    data_in_x0: out std_logic;
    data_in_x1: out std_logic_vector(31 downto 0);
    data_in_x10: out std_logic_vector(31 downto 0);
    data_in_x11: out std_logic_vector(31 downto 0);
    data_in_x12: out std_logic;
    data_in_x13: out std_logic_vector(31 downto 0);
    data_in_x14: out std_logic;
    data_in_x15: out std_logic_vector(31 downto 0);
    data_in_x16: out std_logic;
    data_in_x17: out std_logic_vector(31 downto 0);
    data_in_x18: out std_logic;
    data_in_x19: out std_logic_vector(31 downto 0);
    data_in_x2: out std_logic;
    data_in_x20: out std_logic;
    data_in_x21: out std_logic;
    data_in_x22: out std_logic_vector(31 downto 0);
    data_in_x23: out std_logic;
    data_in_x24: out std_logic_vector(31 downto 0);
    data_in_x25: out std_logic;
    data_in_x26: out std_logic_vector(31 downto 0);
    data_in_x27: out std_logic;
    data_in_x28: out std_logic_vector(31 downto 0);
    data_in_x29: out std_logic_vector(31 downto 0);
    data_in_x3: out std_logic_vector(31 downto 0);
    data_in_x30: out std_logic_vector(31 downto 0);
    data_in_x31: out std_logic;
    data_in_x32: out std_logic_vector(31 downto 0);
    data_in_x4: out std_logic;
    data_in_x5: out std_logic_vector(31 downto 0);
    data_in_x6: out std_logic;
    data_in_x7: out std_logic_vector(31 downto 0);
    data_in_x8: out std_logic;
    data_in_x9: out std_logic;
    en: out std_logic;
    en_x0: out std_logic;
    en_x1: out std_logic;
    en_x10: out std_logic;
    en_x11: out std_logic;
    en_x12: out std_logic;
    en_x13: out std_logic;
    en_x14: out std_logic;
    en_x15: out std_logic;
    en_x16: out std_logic;
    en_x17: out std_logic;
    en_x18: out std_logic;
    en_x19: out std_logic;
    en_x2: out std_logic;
    en_x20: out std_logic;
    en_x21: out std_logic;
    en_x22: out std_logic;
    en_x23: out std_logic;
    en_x24: out std_logic;
    en_x25: out std_logic;
    en_x26: out std_logic;
    en_x27: out std_logic;
    en_x28: out std_logic;
    en_x29: out std_logic;
    en_x3: out std_logic;
    en_x30: out std_logic;
    en_x31: out std_logic;
    en_x32: out std_logic;
    en_x4: out std_logic;
    en_x5: out std_logic;
    en_x6: out std_logic;
    en_x7: out std_logic;
    en_x8: out std_logic;
    en_x9: out std_logic;
    reg01_rd: out std_logic_vector(31 downto 0);
    reg01_rv: out std_logic;
    reg02_rd: out std_logic_vector(31 downto 0);
    reg02_rv: out std_logic;
    reg03_rd: out std_logic_vector(31 downto 0);
    reg03_rv: out std_logic;
    reg04_rd: out std_logic_vector(31 downto 0);
    reg04_rv: out std_logic;
    reg05_rd: out std_logic_vector(31 downto 0);
    reg05_rv: out std_logic;
    reg06_rd: out std_logic_vector(31 downto 0);
    reg06_rv: out std_logic;
    reg07_rd: out std_logic_vector(31 downto 0);
    reg07_rv: out std_logic;
    reg08_rd: out std_logic_vector(31 downto 0);
    reg08_rv: out std_logic;
    reg09_rd: out std_logic_vector(31 downto 0);
    reg09_rv: out std_logic;
    reg10_rd: out std_logic_vector(31 downto 0);
    reg10_rv: out std_logic;
    reg11_rd: out std_logic_vector(31 downto 0);
    reg11_rv: out std_logic;
    reg12_rd: out std_logic_vector(31 downto 0);
    reg12_rv: out std_logic;
    reg13_rd: out std_logic_vector(31 downto 0);
    reg13_rv: out std_logic;
    reg14_rd: out std_logic_vector(31 downto 0);
    reg14_rv: out std_logic
  );
end inout_logic;
 
architecture structural of inout_logic is
  attribute core_generation_info: string;
  attribute core_generation_info of structural : architecture is "PCIe_UserLogic_00,sysgen_core,{clock_period=5.00000000,clocking=Clock_Enables,compilation=NGC_Netlist,sample_periods=1.00000000000,testbench=0,total_blocks=339,xilinx_constant_block_block=23,xilinx_counter_block=1,xilinx_gateway_in_block=44,xilinx_gateway_out_block=39,xilinx_inverter_block=2,xilinx_logical_block_block=1,xilinx_register_block=78,xilinx_shared_memory_based_from_register_block=62,xilinx_shared_memory_based_to_register_block=62,xilinx_subsystem_generator_block=1,xilinx_system_generator_block=2,xilinx_type_converter_block=14,}";
 
  signal constant1_op_net_x0: std_logic;
  signal constant5_op_net_x0: std_logic;
  signal debug_in_1i_net: std_logic_vector(31 downto 0);
  signal debug_in_2i_net: std_logic_vector(31 downto 0);
  signal debug_in_3i_net: std_logic_vector(31 downto 0);
  signal debug_in_4i_net: std_logic_vector(31 downto 0);
  signal dma_host2board_busy_net: std_logic;
  signal dma_host2board_done_net: std_logic;
  signal from_register10_data_out_net: std_logic_vector(31 downto 0);
  signal from_register11_data_out_net: std_logic_vector(31 downto 0);
  signal from_register12_data_out_net: std_logic;
  signal from_register13_data_out_net: std_logic_vector(31 downto 0);
  signal from_register14_data_out_net: std_logic;
  signal from_register15_data_out_net: std_logic_vector(31 downto 0);
  signal from_register16_data_out_net: std_logic;
  signal from_register17_data_out_net: std_logic_vector(31 downto 0);
  signal from_register18_data_out_net: std_logic;
  signal from_register19_data_out_net: std_logic_vector(31 downto 0);
  signal from_register1_data_out_net: std_logic;
  signal from_register20_data_out_net: std_logic;
  signal from_register21_data_out_net: std_logic_vector(31 downto 0);
  signal from_register22_data_out_net: std_logic;
  signal from_register23_data_out_net: std_logic_vector(31 downto 0);
  signal from_register24_data_out_net: std_logic;
  signal from_register25_data_out_net: std_logic_vector(31 downto 0);
  signal from_register26_data_out_net: std_logic;
  signal from_register27_data_out_net: std_logic_vector(31 downto 0);
  signal from_register28_data_out_net: std_logic;
  signal from_register2_data_out_net: std_logic;
  signal from_register3_data_out_net: std_logic_vector(31 downto 0);
  signal from_register4_data_out_net: std_logic;
  signal from_register5_data_out_net: std_logic_vector(31 downto 0);
  signal from_register6_data_out_net: std_logic;
  signal from_register7_data_out_net: std_logic_vector(31 downto 0);
  signal from_register8_data_out_net: std_logic_vector(31 downto 0);
  signal from_register9_data_out_net: std_logic;
  signal reg01_td_net: std_logic_vector(31 downto 0);
  signal reg01_tv_net: std_logic;
  signal reg02_td_net: std_logic_vector(31 downto 0);
  signal reg02_tv_net: std_logic;
  signal reg03_td_net: std_logic_vector(31 downto 0);
  signal reg03_tv_net: std_logic;
  signal reg04_td_net: std_logic_vector(31 downto 0);
  signal reg04_tv_net: std_logic;
  signal reg05_td_net: std_logic_vector(31 downto 0);
  signal reg05_tv_net: std_logic;
  signal reg06_td_net: std_logic_vector(31 downto 0);
  signal reg06_tv_net: std_logic;
  signal reg07_td_net: std_logic_vector(31 downto 0);
  signal reg07_tv_net: std_logic;
  signal reg08_td_net: std_logic_vector(31 downto 0);
  signal reg08_tv_net: std_logic;
  signal reg09_td_net: std_logic_vector(31 downto 0);
  signal reg09_tv_net: std_logic;
  signal reg10_td_net: std_logic_vector(31 downto 0);
  signal reg10_tv_net: std_logic;
  signal reg11_td_net: std_logic_vector(31 downto 0);
  signal reg11_tv_net: std_logic;
  signal reg12_td_net: std_logic_vector(31 downto 0);
  signal reg12_tv_net: std_logic;
  signal reg13_td_net: std_logic_vector(31 downto 0);
  signal reg13_tv_net: std_logic;
  signal reg14_td_net: std_logic_vector(31 downto 0);
  signal reg14_tv_net: std_logic;
 
begin
  from_register1_data_out_net <= data_out;
  from_register10_data_out_net <= data_out_x0;
  from_register11_data_out_net <= data_out_x1;
  from_register2_data_out_net <= data_out_x10;
  from_register20_data_out_net <= data_out_x11;
  from_register21_data_out_net <= data_out_x12;
  from_register22_data_out_net <= data_out_x13;
  from_register23_data_out_net <= data_out_x14;
  from_register24_data_out_net <= data_out_x15;
  from_register25_data_out_net <= data_out_x16;
  from_register26_data_out_net <= data_out_x17;
  from_register27_data_out_net <= data_out_x18;
  from_register28_data_out_net <= data_out_x19;
  from_register12_data_out_net <= data_out_x2;
  from_register3_data_out_net <= data_out_x20;
  from_register4_data_out_net <= data_out_x21;
  from_register5_data_out_net <= data_out_x22;
  from_register6_data_out_net <= data_out_x23;
  from_register7_data_out_net <= data_out_x24;
  from_register8_data_out_net <= data_out_x25;
  from_register9_data_out_net <= data_out_x26;
  from_register13_data_out_net <= data_out_x3;
  from_register14_data_out_net <= data_out_x4;
  from_register15_data_out_net <= data_out_x5;
  from_register16_data_out_net <= data_out_x6;
  from_register17_data_out_net <= data_out_x7;
  from_register18_data_out_net <= data_out_x8;
  from_register19_data_out_net <= data_out_x9;
  debug_in_1i_net <= debug_in_1i;
  debug_in_2i_net <= debug_in_2i;
  debug_in_3i_net <= debug_in_3i;
  debug_in_4i_net <= debug_in_4i;
  dma_host2board_busy_net <= dma_host2board_busy;
  dma_host2board_done_net <= dma_host2board_done;
  reg01_td_net <= reg01_td;
  reg01_tv_net <= reg01_tv;
  reg02_td_net <= reg02_td;
  reg02_tv_net <= reg02_tv;
  reg03_td_net <= reg03_td;
  reg03_tv_net <= reg03_tv;
  reg04_td_net <= reg04_td;
  reg04_tv_net <= reg04_tv;
  reg05_td_net <= reg05_td;
  reg05_tv_net <= reg05_tv;
  reg06_td_net <= reg06_td;
  reg06_tv_net <= reg06_tv;
  reg07_td_net <= reg07_td;
  reg07_tv_net <= reg07_tv;
  reg08_td_net <= reg08_td;
  reg08_tv_net <= reg08_tv;
  reg09_td_net <= reg09_td;
  reg09_tv_net <= reg09_tv;
  reg10_td_net <= reg10_td;
  reg10_tv_net <= reg10_tv;
  reg11_td_net <= reg11_td;
  reg11_tv_net <= reg11_tv;
  reg12_td_net <= reg12_td;
  reg12_tv_net <= reg12_tv;
  reg13_td_net <= reg13_td;
  reg13_tv_net <= reg13_tv;
  reg14_td_net <= reg14_td;
  reg14_tv_net <= reg14_tv;
  data_in <= debug_in_2i_net;
  data_in_x0 <= reg04_tv_net;
  data_in_x1 <= reg04_td_net;
  data_in_x10 <= debug_in_3i_net;
  data_in_x11 <= debug_in_4i_net;
  data_in_x12 <= reg09_tv_net;
  data_in_x13 <= reg09_td_net;
  data_in_x14 <= reg10_tv_net;
  data_in_x15 <= reg10_td_net;
  data_in_x16 <= reg08_tv_net;
  data_in_x17 <= reg08_td_net;
  data_in_x18 <= reg11_tv_net;
  data_in_x19 <= reg11_td_net;
  data_in_x2 <= reg05_tv_net;
  data_in_x20 <= reg12_tv_net;
  data_in_x21 <= reg01_tv_net;
  data_in_x22 <= reg12_td_net;
  data_in_x23 <= reg13_tv_net;
  data_in_x24 <= reg13_td_net;
  data_in_x25 <= reg14_tv_net;
  data_in_x26 <= reg14_td_net;
  data_in_x27 <= reg02_tv_net;
  data_in_x28 <= reg02_td_net;
  data_in_x29 <= debug_in_1i_net;
  data_in_x3 <= reg05_td_net;
  data_in_x30 <= reg01_td_net;
  data_in_x31 <= reg03_tv_net;
  data_in_x32 <= reg03_td_net;
  data_in_x4 <= reg06_tv_net;
  data_in_x5 <= reg06_td_net;
  data_in_x6 <= reg07_tv_net;
  data_in_x7 <= reg07_td_net;
  data_in_x8 <= dma_host2board_busy_net;
  data_in_x9 <= dma_host2board_done_net;
  en <= constant5_op_net_x0;
  en_x0 <= constant5_op_net_x0;
  en_x1 <= constant5_op_net_x0;
  en_x10 <= constant5_op_net_x0;
  en_x11 <= constant5_op_net_x0;
  en_x12 <= constant1_op_net_x0;
  en_x13 <= constant1_op_net_x0;
  en_x14 <= constant1_op_net_x0;
  en_x15 <= constant1_op_net_x0;
  en_x16 <= constant1_op_net_x0;
  en_x17 <= constant1_op_net_x0;
  en_x18 <= constant1_op_net_x0;
  en_x19 <= constant1_op_net_x0;
  en_x2 <= constant5_op_net_x0;
  en_x20 <= constant1_op_net_x0;
  en_x21 <= constant5_op_net_x0;
  en_x22 <= constant1_op_net_x0;
  en_x23 <= constant1_op_net_x0;
  en_x24 <= constant1_op_net_x0;
  en_x25 <= constant1_op_net_x0;
  en_x26 <= constant1_op_net_x0;
  en_x27 <= constant5_op_net_x0;
  en_x28 <= constant5_op_net_x0;
  en_x29 <= constant5_op_net_x0;
  en_x3 <= constant5_op_net_x0;
  en_x30 <= constant5_op_net_x0;
  en_x31 <= constant5_op_net_x0;
  en_x32 <= constant5_op_net_x0;
  en_x4 <= constant5_op_net_x0;
  en_x5 <= constant5_op_net_x0;
  en_x6 <= constant5_op_net_x0;
  en_x7 <= constant5_op_net_x0;
  en_x8 <= constant5_op_net_x0;
  en_x9 <= constant5_op_net_x0;
  reg01_rd <= from_register3_data_out_net;
  reg01_rv <= from_register1_data_out_net;
  reg02_rd <= from_register5_data_out_net;
  reg02_rv <= from_register2_data_out_net;
  reg03_rd <= from_register7_data_out_net;
  reg03_rv <= from_register6_data_out_net;
  reg04_rd <= from_register8_data_out_net;
  reg04_rv <= from_register4_data_out_net;
  reg05_rd <= from_register10_data_out_net;
  reg05_rv <= from_register9_data_out_net;
  reg06_rd <= from_register11_data_out_net;
  reg06_rv <= from_register12_data_out_net;
  reg07_rd <= from_register13_data_out_net;
  reg07_rv <= from_register14_data_out_net;
  reg08_rd <= from_register15_data_out_net;
  reg08_rv <= from_register16_data_out_net;
  reg09_rd <= from_register17_data_out_net;
  reg09_rv <= from_register18_data_out_net;
  reg10_rd <= from_register19_data_out_net;
  reg10_rv <= from_register20_data_out_net;
  reg11_rd <= from_register21_data_out_net;
  reg11_rv <= from_register22_data_out_net;
  reg12_rd <= from_register23_data_out_net;
  reg12_rv <= from_register24_data_out_net;
  reg13_rd <= from_register25_data_out_net;
  reg13_rv <= from_register26_data_out_net;
  reg14_rd <= from_register27_data_out_net;
  reg14_rv <= from_register28_data_out_net;
 
  constant1: entity work.constant_6293007044
    port map (
      ce => '0',
      clk => '0',
      clr => '0',
      op(0) => constant1_op_net_x0
    );
 
  constant5: entity work.constant_6293007044
    port map (
      ce => '0',
      clk => '0',
      clr => '0',
      op(0) => constant5_op_net_x0
    );
 
end structural;

Line No.	Rev	Author	Line
1	11	barabba
2			`-------------------------------------------------------------------`
3			`-- System Generator version 12.3 VHDL source file.`
4			`--`
5			`-- Copyright(C) 2010 by Xilinx, Inc. All rights reserved. This`
6			`-- text/file contains proprietary, confidential information of Xilinx,`
7			`-- Inc., is distributed under license from Xilinx, Inc., and may be used,`
8			`-- copied and/or disclosed only pursuant to the terms of a valid license`
9			`-- agreement with Xilinx, Inc. Xilinx hereby grants you a license to use`
10			`-- this text/file solely for design, simulation, implementation and`
11			`-- creation of design files limited to Xilinx devices or technologies.`
12			`-- Use with non-Xilinx devices or technologies is expressly prohibited`
13			`-- and immediately terminates your license unless covered by a separate`
14			`-- agreement.`
15			`--`
16			`-- Xilinx is providing this design, code, or information "as is" solely`
17			`-- for use in developing programs and solutions for Xilinx devices. By`
18			`-- providing this design, code, or information as one possible`
19			`-- implementation of this feature, application or standard, Xilinx is`
20			`-- making no representation that this implementation is free from any`
21			`-- claims of infringement. You are responsible for obtaining any rights`
22			`-- you may require for your implementation. Xilinx expressly disclaims`
23			`-- any warranty whatsoever with respect to the adequacy of the`
24			`-- implementation, including but not limited to warranties of`
25			`-- merchantability or fitness for a particular purpose.`
26			`--`
27			`-- Xilinx products are not intended for use in life support appliances,`
28			`-- devices, or systems. Use in such applications is expressly prohibited.`
29			`--`
30			`-- Any modifications that are made to the source code are done at the user's`
31			`-- sole risk and will be unsupported.`
32			`--`
33			`-- This copyright and support notice must be retained as part of this`
34			`-- text at all times. (c) Copyright 1995-2010 Xilinx, Inc. All rights`
35			`-- reserved.`
36			`-------------------------------------------------------------------`
37			`library IEEE;`
38			`use IEEE.std_logic_1164.all;`
39			`use IEEE.numeric_std.all;`
40			`package conv_pkg is`
41			`constant simulating : boolean := false`
42			`-- synopsys translate_off`
43			`or true`
44			`-- synopsys translate_on`
45			`;`
46			`constant xlUnsigned : integer := 1;`
47			`constant xlSigned : integer := 2;`
48			`constant xlWrap : integer := 1;`
49			`constant xlSaturate : integer := 2;`
50			`constant xlTruncate : integer := 1;`
51			`constant xlRound : integer := 2;`
52			`constant xlRoundBanker : integer := 3;`
53			`constant xlAddMode : integer := 1;`
54			`constant xlSubMode : integer := 2;`
55			`attribute black_box : boolean;`
56			`attribute syn_black_box : boolean;`
57			`attribute fpga_dont_touch: string;`
58			`attribute box_type : string;`
59			`attribute keep : string;`
60			`attribute syn_keep : boolean;`
61			`function std_logic_vector_to_unsigned(inp : std_logic_vector) return unsigned;`
62			`function unsigned_to_std_logic_vector(inp : unsigned) return std_logic_vector;`
63			`function std_logic_vector_to_signed(inp : std_logic_vector) return signed;`
64			`function signed_to_std_logic_vector(inp : signed) return std_logic_vector;`
65			`function unsigned_to_signed(inp : unsigned) return signed;`
66			`function signed_to_unsigned(inp : signed) return unsigned;`
67			`function pos(inp : std_logic_vector; arith : INTEGER) return boolean;`
68			`function all_same(inp: std_logic_vector) return boolean;`
69			`function all_zeros(inp: std_logic_vector) return boolean;`
70			`function is_point_five(inp: std_logic_vector) return boolean;`
71			`function all_ones(inp: std_logic_vector) return boolean;`
72			`function convert_type (inp : std_logic_vector; old_width, old_bin_pt,`
73			`old_arith, new_width, new_bin_pt, new_arith,`
74			`quantization, overflow : INTEGER)`
75			`return std_logic_vector;`
76			`function cast (inp : std_logic_vector; old_bin_pt,`
77			`new_width, new_bin_pt, new_arith : INTEGER)`
78			`return std_logic_vector;`
79			`function vec_slice (inp : std_logic_vector; upper, lower : INTEGER)`
80			`return std_logic_vector;`
81			`function s2u_slice (inp : signed; upper, lower : INTEGER)`
82			`return unsigned;`
83			`function u2u_slice (inp : unsigned; upper, lower : INTEGER)`
84			`return unsigned;`
85			`function s2s_cast (inp : signed; old_bin_pt,`
86			`new_width, new_bin_pt : INTEGER)`
87			`return signed;`
88			`function u2s_cast (inp : unsigned; old_bin_pt,`
89			`new_width, new_bin_pt : INTEGER)`
90			`return signed;`
91			`function s2u_cast (inp : signed; old_bin_pt,`
92			`new_width, new_bin_pt : INTEGER)`
93			`return unsigned;`
94			`function u2u_cast (inp : unsigned; old_bin_pt,`
95			`new_width, new_bin_pt : INTEGER)`
96			`return unsigned;`
97			`function u2v_cast (inp : unsigned; old_bin_pt,`
98			`new_width, new_bin_pt : INTEGER)`
99			`return std_logic_vector;`
100			`function s2v_cast (inp : signed; old_bin_pt,`
101			`new_width, new_bin_pt : INTEGER)`
102			`return std_logic_vector;`
103			`function trunc (inp : std_logic_vector; old_width, old_bin_pt, old_arith,`
104			`new_width, new_bin_pt, new_arith : INTEGER)`
105			`return std_logic_vector;`
106			`function round_towards_inf (inp : std_logic_vector; old_width, old_bin_pt,`
107			`old_arith, new_width, new_bin_pt,`
108			`new_arith : INTEGER) return std_logic_vector;`
109			`function round_towards_even (inp : std_logic_vector; old_width, old_bin_pt,`
110			`old_arith, new_width, new_bin_pt,`
111			`new_arith : INTEGER) return std_logic_vector;`
112			`function max_signed(width : INTEGER) return std_logic_vector;`
113			`function min_signed(width : INTEGER) return std_logic_vector;`
114			`function saturation_arith(inp: std_logic_vector; old_width, old_bin_pt,`
115			`old_arith, new_width, new_bin_pt, new_arith`
116			`: INTEGER) return std_logic_vector;`
117			`function wrap_arith(inp: std_logic_vector; old_width, old_bin_pt,`
118			`old_arith, new_width, new_bin_pt, new_arith : INTEGER)`
119			`return std_logic_vector;`
120			`function fractional_bits(a_bin_pt, b_bin_pt: INTEGER) return INTEGER;`
121			`function integer_bits(a_width, a_bin_pt, b_width, b_bin_pt: INTEGER)`
122			`return INTEGER;`
123			`function sign_ext(inp : std_logic_vector; new_width : INTEGER)`
124			`return std_logic_vector;`
125			`function zero_ext(inp : std_logic_vector; new_width : INTEGER)`
126			`return std_logic_vector;`
127			`function zero_ext(inp : std_logic; new_width : INTEGER)`
128			`return std_logic_vector;`
129			`function extend_MSB(inp : std_logic_vector; new_width, arith : INTEGER)`
130			`return std_logic_vector;`
131			`function align_input(inp : std_logic_vector; old_width, delta, new_arith,`
132			`new_width: INTEGER)`
133			`return std_logic_vector;`
134			`function pad_LSB(inp : std_logic_vector; new_width: integer)`
135			`return std_logic_vector;`
136			`function pad_LSB(inp : std_logic_vector; new_width, arith : integer)`
137			`return std_logic_vector;`
138			`function max(L, R: INTEGER) return INTEGER;`
139			`function min(L, R: INTEGER) return INTEGER;`
140			`function "="(left,right: STRING) return boolean;`
141			`function boolean_to_signed (inp : boolean; width: integer)`
142			`return signed;`
143			`function boolean_to_unsigned (inp : boolean; width: integer)`
144			`return unsigned;`
145			`function boolean_to_vector (inp : boolean)`
146			`return std_logic_vector;`
147			`function std_logic_to_vector (inp : std_logic)`
148			`return std_logic_vector;`
149			`function integer_to_std_logic_vector (inp : integer; width, arith : integer)`
150			`return std_logic_vector;`
151			`function std_logic_vector_to_integer (inp : std_logic_vector; arith : integer)`
152			`return integer;`
153			`function std_logic_to_integer(constant inp : std_logic := '0')`
154			`return integer;`
155			`function bin_string_element_to_std_logic_vector (inp : string; width, index : integer)`
156			`return std_logic_vector;`
157			`function bin_string_to_std_logic_vector (inp : string)`
158			`return std_logic_vector;`
159			`function hex_string_to_std_logic_vector (inp : string; width : integer)`
160			`return std_logic_vector;`
161			`function makeZeroBinStr (width : integer) return STRING;`
162			`function and_reduce(inp: std_logic_vector) return std_logic;`
163			`-- synopsys translate_off`
164			`function is_binary_string_invalid (inp : string)`
165			`return boolean;`
166			`function is_binary_string_undefined (inp : string)`
167			`return boolean;`
168			`function is_XorU(inp : std_logic_vector)`
169			`return boolean;`
170			`function to_real(inp : std_logic_vector; bin_pt : integer; arith : integer)`
171			`return real;`
172			`function std_logic_to_real(inp : std_logic; bin_pt : integer; arith : integer)`
173			`return real;`
174			`function real_to_std_logic_vector (inp : real; width, bin_pt, arith : integer)`
175			`return std_logic_vector;`
176			`function real_string_to_std_logic_vector (inp : string; width, bin_pt, arith : integer)`
177			`return std_logic_vector;`
178			`constant display_precision : integer := 20;`
179			`function real_to_string (inp : real) return string;`
180			`function valid_bin_string(inp : string) return boolean;`
181			`function std_logic_vector_to_bin_string(inp : std_logic_vector) return string;`
182			`function std_logic_to_bin_string(inp : std_logic) return string;`
183			`function std_logic_vector_to_bin_string_w_point(inp : std_logic_vector; bin_pt : integer)`
184			`return string;`
185			`function real_to_bin_string(inp : real; width, bin_pt, arith : integer)`
186			`return string;`
187			`type stdlogic_to_char_t is array(std_logic) of character;`
188			`constant to_char : stdlogic_to_char_t := (`
189			`'U' => 'U',`
190			`'X' => 'X',`
191			`'0' => '0',`
192			`'1' => '1',`
193			`'Z' => 'Z',`
194			`'W' => 'W',`
195			`'L' => 'L',`
196			`'H' => 'H',`
197			`'-' => '-');`
198			`-- synopsys translate_on`
199			`end conv_pkg;`
200			`package body conv_pkg is`
201			`function std_logic_vector_to_unsigned(inp : std_logic_vector)`
202			`return unsigned`
203			`is`
204			`begin`
205			`return unsigned (inp);`
206			`end;`
207			`function unsigned_to_std_logic_vector(inp : unsigned)`
208			`return std_logic_vector`
209			`is`
210			`begin`
211			`return std_logic_vector(inp);`
212			`end;`
213			`function std_logic_vector_to_signed(inp : std_logic_vector)`
214			`return signed`
215			`is`
216			`begin`
217			`return signed (inp);`
218			`end;`
219			`function signed_to_std_logic_vector(inp : signed)`
220			`return std_logic_vector`
221			`is`
222			`begin`
223			`return std_logic_vector(inp);`
224			`end;`
225			`function unsigned_to_signed (inp : unsigned)`
226			`return signed`
227			`is`
228			`begin`
229			`return signed(std_logic_vector(inp));`
230			`end;`
231			`function signed_to_unsigned (inp : signed)`
232			`return unsigned`
233			`is`
234			`begin`
235			`return unsigned(std_logic_vector(inp));`
236			`end;`
237			`function pos(inp : std_logic_vector; arith : INTEGER)`
238			`return boolean`
239			`is`
240			`constant width : integer := inp'length;`
241			`variable vec : std_logic_vector(width-1 downto 0);`
242			`begin`
243			`vec := inp;`
244			`if arith = xlUnsigned then`
245			`return true;`
246			`else`
247			`if vec(width-1) = '0' then`
248			`return true;`
249			`else`
250			`return false;`
251			`end if;`
252			`end if;`
253			`return true;`
254			`end;`
255			`function max_signed(width : INTEGER)`
256			`return std_logic_vector`
257			`is`
258			`variable ones : std_logic_vector(width-2 downto 0);`
259			`variable result : std_logic_vector(width-1 downto 0);`
260			`begin`
261			`ones := (others => '1');`
262			`result(width-1) := '0';`
263			`result(width-2 downto 0) := ones;`
264			`return result;`
265			`end;`
266			`function min_signed(width : INTEGER)`
267			`return std_logic_vector`
268			`is`
269			`variable zeros : std_logic_vector(width-2 downto 0);`
270			`variable result : std_logic_vector(width-1 downto 0);`
271			`begin`
272			`zeros := (others => '0');`
273			`result(width-1) := '1';`
274			`result(width-2 downto 0) := zeros;`
275			`return result;`
276			`end;`
277			`function and_reduce(inp: std_logic_vector) return std_logic`
278			`is`
279			`variable result: std_logic;`
280			`constant width : integer := inp'length;`
281			`variable vec : std_logic_vector(width-1 downto 0);`
282			`begin`
283			`vec := inp;`
284			`result := vec(0);`
285			`if width > 1 then`
286			`for i in 1 to width-1 loop`
287			`result := result and vec(i);`
288			`end loop;`
289			`end if;`
290			`return result;`
291			`end;`
292			`function all_same(inp: std_logic_vector) return boolean`
293			`is`
294			`variable result: boolean;`
295			`constant width : integer := inp'length;`
296			`variable vec : std_logic_vector(width-1 downto 0);`
297			`begin`
298			`vec := inp;`
299			`result := true;`
300			`if width > 0 then`
301			`for i in 1 to width-1 loop`
302			`if vec(i) /= vec(0) then`
303			`result := false;`
304			`end if;`
305			`end loop;`
306			`end if;`
307			`return result;`
308			`end;`
309			`function all_zeros(inp: std_logic_vector)`
310			`return boolean`
311			`is`
312			`constant width : integer := inp'length;`
313			`variable vec : std_logic_vector(width-1 downto 0);`
314			`variable zero : std_logic_vector(width-1 downto 0);`
315			`variable result : boolean;`
316			`begin`
317			`zero := (others => '0');`
318			`vec := inp;`
319			`-- synopsys translate_off`
320			`if (is_XorU(vec)) then`
321			`return false;`
322			`end if;`
323			`-- synopsys translate_on`
324			`if (std_logic_vector_to_unsigned(vec) = std_logic_vector_to_unsigned(zero)) then`
325			`result := true;`
326			`else`
327			`result := false;`
328			`end if;`
329			`return result;`
330			`end;`
331			`function is_point_five(inp: std_logic_vector)`
332			`return boolean`
333			`is`
334			`constant width : integer := inp'length;`
335			`variable vec : std_logic_vector(width-1 downto 0);`
336			`variable result : boolean;`
337			`begin`
338			`vec := inp;`
339			`-- synopsys translate_off`
340			`if (is_XorU(vec)) then`
341			`return false;`
342			`end if;`
343			`-- synopsys translate_on`
344			`if (width > 1) then`
345			`if ((vec(width-1) = '1') and (all_zeros(vec(width-2 downto 0)) = true)) then`
346			`result := true;`
347			`else`
348			`result := false;`
349			`end if;`
350			`else`
351			`if (vec(width-1) = '1') then`
352			`result := true;`
353			`else`
354			`result := false;`
355			`end if;`
356			`end if;`
357			`return result;`
358			`end;`
359			`function all_ones(inp: std_logic_vector)`
360			`return boolean`
361			`is`
362			`constant width : integer := inp'length;`
363			`variable vec : std_logic_vector(width-1 downto 0);`
364			`variable one : std_logic_vector(width-1 downto 0);`
365			`variable result : boolean;`
366			`begin`
367			`one := (others => '1');`
368			`vec := inp;`
369			`-- synopsys translate_off`
370			`if (is_XorU(vec)) then`
371			`return false;`
372			`end if;`
373			`-- synopsys translate_on`
374			`if (std_logic_vector_to_unsigned(vec) = std_logic_vector_to_unsigned(one)) then`
375			`result := true;`
376			`else`
377			`result := false;`
378			`end if;`
379			`return result;`
380			`end;`
381			`function full_precision_num_width(quantization, overflow, old_width,`
382			`old_bin_pt, old_arith,`
383			`new_width, new_bin_pt, new_arith : INTEGER)`
384			`return integer`
385			`is`
386			`variable result : integer;`
387			`begin`
388			`result := old_width + 2;`
389			`return result;`
390			`end;`
391			`function quantized_num_width(quantization, overflow, old_width, old_bin_pt,`
392			`old_arith, new_width, new_bin_pt, new_arith`
393			`: INTEGER)`
394			`return integer`
395			`is`
396			`variable right_of_dp, left_of_dp, result : integer;`
397			`begin`
398			`right_of_dp := max(new_bin_pt, old_bin_pt);`
399			`left_of_dp := max((new_width - new_bin_pt), (old_width - old_bin_pt));`
400			`result := (old_width + 2) + (new_bin_pt - old_bin_pt);`
401			`return result;`
402			`end;`
403			`function convert_type (inp : std_logic_vector; old_width, old_bin_pt,`
404			`old_arith, new_width, new_bin_pt, new_arith,`
405			`quantization, overflow : INTEGER)`
406			`return std_logic_vector`
407			`is`
408			`constant fp_width : integer :=`
409			`full_precision_num_width(quantization, overflow, old_width,`
410			`old_bin_pt, old_arith, new_width,`
411			`new_bin_pt, new_arith);`
412			`constant fp_bin_pt : integer := old_bin_pt;`
413			`constant fp_arith : integer := old_arith;`
414			`variable full_precision_result : std_logic_vector(fp_width-1 downto 0);`
415			`constant q_width : integer :=`
416			`quantized_num_width(quantization, overflow, old_width, old_bin_pt,`
417			`old_arith, new_width, new_bin_pt, new_arith);`
418			`constant q_bin_pt : integer := new_bin_pt;`
419			`constant q_arith : integer := old_arith;`
420			`variable quantized_result : std_logic_vector(q_width-1 downto 0);`
421			`variable result : std_logic_vector(new_width-1 downto 0);`
422			`begin`
423			`result := (others => '0');`
424			`full_precision_result := cast(inp, old_bin_pt, fp_width, fp_bin_pt,`
425			`fp_arith);`
426			`if (quantization = xlRound) then`
427			`quantized_result := round_towards_inf(full_precision_result,`
428			`fp_width, fp_bin_pt,`
429			`fp_arith, q_width, q_bin_pt,`
430			`q_arith);`
431			`elsif (quantization = xlRoundBanker) then`
432			`quantized_result := round_towards_even(full_precision_result,`
433			`fp_width, fp_bin_pt,`
434			`fp_arith, q_width, q_bin_pt,`
435			`q_arith);`
436			`else`
437			`quantized_result := trunc(full_precision_result, fp_width, fp_bin_pt,`
438			`fp_arith, q_width, q_bin_pt, q_arith);`
439			`end if;`
440			`if (overflow = xlSaturate) then`
441			`result := saturation_arith(quantized_result, q_width, q_bin_pt,`
442			`q_arith, new_width, new_bin_pt, new_arith);`
443			`else`
444			`result := wrap_arith(quantized_result, q_width, q_bin_pt, q_arith,`
445			`new_width, new_bin_pt, new_arith);`
446			`end if;`
447			`return result;`
448			`end;`
449			`function cast (inp : std_logic_vector; old_bin_pt, new_width,`
450			`new_bin_pt, new_arith : INTEGER)`
451			`return std_logic_vector`
452			`is`
453			`constant old_width : integer := inp'length;`
454			`constant left_of_dp : integer := (new_width - new_bin_pt)`
455			`- (old_width - old_bin_pt);`
456			`constant right_of_dp : integer := (new_bin_pt - old_bin_pt);`
457			`variable vec : std_logic_vector(old_width-1 downto 0);`
458			`variable result : std_logic_vector(new_width-1 downto 0);`
459			`variable j : integer;`
460			`begin`
461			`vec := inp;`
462			`for i in new_width-1 downto 0 loop`
463			`j := i - right_of_dp;`
464			`if ( j > old_width-1) then`
465			`if (new_arith = xlUnsigned) then`
466			`result(i) := '0';`
467			`else`
468			`result(i) := vec(old_width-1);`
469			`end if;`
470			`elsif ( j >= 0) then`
471			`result(i) := vec(j);`
472			`else`
473			`result(i) := '0';`
474			`end if;`
475			`end loop;`
476			`return result;`
477			`end;`
478			`function vec_slice (inp : std_logic_vector; upper, lower : INTEGER)`
479			`return std_logic_vector`
480			`is`
481			`begin`
482			`return inp(upper downto lower);`
483			`end;`
484			`function s2u_slice (inp : signed; upper, lower : INTEGER)`
485			`return unsigned`
486			`is`
487			`begin`
488			`return unsigned(vec_slice(std_logic_vector(inp), upper, lower));`
489			`end;`
490			`function u2u_slice (inp : unsigned; upper, lower : INTEGER)`
491			`return unsigned`
492			`is`
493			`begin`
494			`return unsigned(vec_slice(std_logic_vector(inp), upper, lower));`
495			`end;`
496			`function s2s_cast (inp : signed; old_bin_pt, new_width, new_bin_pt : INTEGER)`
497			`return signed`
498			`is`
499			`begin`
500			`return signed(cast(std_logic_vector(inp), old_bin_pt, new_width, new_bin_pt, xlSigned));`

Browse

Tools

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [MyUserLogic/] [top_level_0_PCIe_UserLogic_00_INOUT_LOGIC/] [inout_logic.vhd] - Blame information for rev 11