OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [MyUserLogic/] [top_level_0_PCIe_UserLogic_00_INOUT_LOGIC/] [inout_logic_cw_import.log] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 barabba 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
2 
 
3 
   00_INOUT_LOGIC/inout_logic_cw.vhd" into library work
4 
 
5 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
6 
 
7 
   00_INOUT_LOGIC/inout_logic.vhd" into library work
8 
 
9 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
10 
 
11 
   To re-calculate the new top automatically, set the "Auto Implementation Top"
12 
 
13 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
14 
 
15 
   00_INOUT_LOGIC/inout_logic.vhd" into library work
16 
 
17 
   Express/pcie-v6-ml605_ISE12_OpenCores/MyUserLogic/top_level_0_PCIe_UserLogic_
18 
 
19 
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
20 
 
21 
   Express/pcie-v6-ml605_ISE12_OpenCores/MyUserLogic/top_level_0_PCIe_UserLogic_
22 
 
23 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
24 
 
25 
   00_INOUT_LOGIC/inout_logic_cw.vhd" into library work
26 
 
27 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
28 
 
29 
   00_INOUT_LOGIC/inout_logic.vhd" into library work
30 
 
31 
   Express/pcie-v6-ml605_ISE12_OpenCores/MyUserLogic/top_level_0_PCIe_UserLogic_
32 
 
33 
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
34 
 
35 
   Express/pcie-v6-ml605_ISE12_OpenCores/MyUserLogic/top_level_0_PCIe_UserLogic_
36 
 
37 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
38 
 
39 
   00_INOUT_LOGIC/inout_logic_cw.vhd" into library work
40 
 
41 
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Temp/Xilinx PCI
42 
 
43 
   00_INOUT_LOGIC/inout_logic.vhd" into library work
44 
 
45 
   Express/pcie-v6-ml605_ISE12_OpenCores/MyUserLogic/top_level_0_PCIe_UserLogic_
46 
 
47 
INFO:ProjectMgmt:656 - Parsing design hierarchy completed successfully.
48 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.