OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [MyUserLogic/] [top_level_1_PCIe_UserLogic_00_USER_LOGIC/] [sysgen/] [globals] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 barabba
{
2
  'XILINX' => 'C:/Programmi/Xilinx/12.3/ISE_DS/ISE',
3
  'clkWrapper' => 'user_logic_cw',
4
  'clkWrapperFile' => 'user_logic_cw.vhd',
5
  'createTestbench' => 0,
6
  'design' => 'user_logic',
7
  'designFileList' => [
8
    'user_logic.vhd',
9
    'user_logic_cw.vhd',
10
  ],
11
  'device' => 'xc6vlx240t-3ff784',
12
  'family' => 'virtex6',
13
  'files' => [
14
    'cntr_11_0_1a411d6ef586e892.ngc',
15
    'xlpersistentdff.ngc',
16
    'synopsis',
17
    'user_logic.vhd',
18
    'xlpersistentdff.ngc',
19
    'user_logic_cw.vhd',
20
    'user_logic_cw.ucf',
21
    'user_logic_cw.xcf',
22
    'user_logic_cw.sdc',
23
    'xst_user_logic.prj',
24
    'xst_user_logic.scr',
25
    'vcom.do',
26
    'isim_user_logic.prj',
27
  ],
28
  'hdlKind' => 'vhdl',
29
  'isCombinatorial' => 0,
30
  'synthesisTool' => 'XST',
31
  'sysgen' => 'C:/Programmi/Xilinx/12.3/ISE_DS/ISE/sysgen',
32
  'systemClockPeriod' => 5,
33
  'testbench' => 0,
34
  'using71Netlister' => 1,
35
  'vsimtime' => '11000000275.000000 ns',
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.