OpenCores
URL https://opencores.org/ocsvn/pcie_sg_dma/pcie_sg_dma/trunk

Subversion Repositories pcie_sg_dma

[/] [pcie_sg_dma/] [branches/] [Virtex6/] [ML605_ISE12.3/] [ipcore_dir_ISE13.3/] [tmp/] [_cg/] [_dbg/] [xil_706.out] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 barabba
SET_PARAMETER port_b_write_rate 50
2
SET_PARAMETER register_portb_output_of_memory_primitives true
3
SET_PARAMETER write_depth_a 4096
4
SET_PARAMETER interface_type Native
5
SET_PARAMETER operating_mode_a WRITE_FIRST
6
SET_PARAMETER additional_inputs_for_power_estimation false
7
SET_PARAMETER operating_mode_b WRITE_FIRST
8
SET_PARAMETER softecc false
9
SET_PARAMETER register_porta_input_of_softecc false
10
SET_PARAMETER write_width_a 64
11
SET_PARAMETER write_width_b 64
12
SET_PARAMETER ecc false
13
SET_PARAMETER use_regcea_pin false
14
SET_PARAMETER primitive 8kx2
15
SET_PARAMETER memory_type True_Dual_Port_RAM
16
SET_PARAMETER use_rsta_pin false
17
SET_PARAMETER axi_slave_type Memory_Slave
18
SET_PARAMETER byte_size 8
19
SET_PARAMETER disable_out_of_range_warnings false
20
SET_PARAMETER pipeline_stages 0
21
SET_PARAMETER use_regceb_pin false
22
SET_PARAMETER remaining_memory_locations 0
23
SET_PARAMETER reset_memory_latch_a false
24
SET_PARAMETER reset_memory_latch_b false
25
SET_PARAMETER use_byte_write_enable true
26
SET_PARAMETER enable_a Always_Enabled
27
SET_PARAMETER enable_b Always_Enabled
28
SET_PARAMETER port_a_enable_rate 100
29
SET_PARAMETER use_axi_id false
30
SET_PARAMETER use_rstb_pin false
31
SET_PARAMETER register_porta_output_of_memory_core false
32
SET_PARAMETER component_name v6_bram4096x64
33
SET_PARAMETER assume_synchronous_clk false
34
SET_PARAMETER disable_collision_warnings false
35
SET_PARAMETER port_a_write_rate 50
36
SET_PARAMETER axi_id_width 4
37
SET_PARAMETER algorithm Minimum_Area
38
SET_PARAMETER fill_remaining_memory_locations false
39
SET_PARAMETER ecctype No_ECC
40
SET_PARAMETER port_b_clock 100
41
SET_PARAMETER use_error_injection_pins false
42
SET_PARAMETER port_a_clock 100
43
SET_PARAMETER read_width_a 64
44
SET_PARAMETER read_width_b 64
45
SET_PARAMETER reset_type SYNC
46
SET_PARAMETER register_porta_output_of_memory_primitives false
47
SET_PARAMETER register_portb_output_of_softecc false
48
SET_PARAMETER port_b_enable_rate 100
49
SET_PARAMETER output_reset_value_a 0
50
SET_PARAMETER output_reset_value_b 0
51
SET_PARAMETER register_portb_output_of_memory_core false
52
SET_PARAMETER load_init_file false
53
SET_PARAMETER coe_file no_coe_file_loaded
54
SET_PARAMETER error_injection_type Single_Bit_Error_Injection
55
SET_PARAMETER axi_type AXI4_Full
56
SET_PARAMETER collision_warnings ALL
57
SET_PARAMETER reset_priority_a CE
58
SET_PARAMETER reset_priority_b CE
59
SET_ERROR_CODE 2
60
SET_ERROR_MSG  CANCEL: Customization cancelled.
61
SET_ERROR_TEXT Finished initializing IP model.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.