1 |
11 |
barabba |
|
2 |
|
|
Core name: Xilinx Virtex-6 Integrated Block for PCI Express
|
3 |
|
|
Version: 1.3
|
4 |
|
|
Release Date: September 16, 2009
|
5 |
|
|
|
6 |
|
|
|
7 |
|
|
================================================================================
|
8 |
|
|
|
9 |
|
|
This document contains the following sections:
|
10 |
|
|
|
11 |
|
|
1. Introduction
|
12 |
|
|
2. New Features
|
13 |
|
|
3. Resolved Issues
|
14 |
|
|
4. Known Issues
|
15 |
|
|
5. Technical Support
|
16 |
|
|
6. Other Information
|
17 |
|
|
7. Core Release History
|
18 |
|
|
8. Legal Disclaimer
|
19 |
|
|
|
20 |
|
|
================================================================================
|
21 |
|
|
|
22 |
|
|
1. INTRODUCTION
|
23 |
|
|
|
24 |
|
|
For the most recent updates to the IP installation instructions for this core,
|
25 |
|
|
please go to:
|
26 |
|
|
|
27 |
|
|
http://www.xilinx.com/ipcenter/coregen/ip_update_install_instructions.htm
|
28 |
|
|
|
29 |
|
|
|
30 |
|
|
For system requirements:
|
31 |
|
|
|
32 |
|
|
http://www.xilinx.com/ipcenter/coregen/ip_update_system_requirements.htm
|
33 |
|
|
|
34 |
|
|
|
35 |
|
|
This file contains release notes for the Xilinx LogiCORE(TM) IP Virtex-6
|
36 |
|
|
Integrated Block for PCI Express v1.3 solution. For the latest core updates,
|
37 |
|
|
see the product page at:
|
38 |
|
|
|
39 |
|
|
http://www.xilinx.com/products/ipcenter/V6_PCI_Express_Block.htm
|
40 |
|
|
|
41 |
|
|
|
42 |
|
|
2. NEW FEATURES
|
43 |
|
|
|
44 |
|
|
- ISE 11.3 software support
|
45 |
|
|
- Virtex-6 Integrated Block for PCI Express Root Port support
|
46 |
|
|
- Implementation support for 512 Bytes MPS configuration for the 8-lane Gen2
|
47 |
|
|
product.
|
48 |
|
|
- Implementation support for all part/packages for the 8-lane Gen2 product
|
49 |
|
|
- Added support for 6VHX380T-FF1155-1.
|
50 |
|
|
|
51 |
|
|
|
52 |
|
|
3. RESOLVED ISSUES
|
53 |
|
|
|
54 |
|
|
- Error in generating core from ISE New source Wizard
|
55 |
|
|
o CR 517195
|
56 |
|
|
|
57 |
|
|
Issue resolved where ProjNav would error out with a Tcl scripting error when
|
58 |
|
|
attempting to generate the core from ISE New Source Wizard.
|
59 |
|
|
|
60 |
|
|
- Incorrect UCF path in implement.bat file
|
61 |
|
|
o CR 523072
|
62 |
|
|
|
63 |
|
|
Issue resolved where the relative path to UCF in implement.bat is incorrect,
|
64 |
|
|
when design is generated and implemented on Windows operating systems.
|
65 |
|
|
|
66 |
|
|
- BUFG driving MMCM clkin removed
|
67 |
|
|
o CR 511334
|
68 |
|
|
|
69 |
|
|
The BUFG driving the MMCM clkin was removed, to reduce the number of BUFGs
|
70 |
|
|
used in the design.
|
71 |
|
|
|
72 |
|
|
- Root Port operation now supported in this release.
|
73 |
|
|
o CR 509679
|
74 |
|
|
|
75 |
|
|
Support added for Root Port operation of the PCIe Integrated Block.
|
76 |
|
|
|
77 |
|
|
- FIFO_LIMIT setting could cause throttling on Transaction Transmit interface
|
78 |
|
|
for the 8-lane Gen2 operation only
|
79 |
|
|
o CR 524324
|
80 |
|
|
|
81 |
|
|
Issue resolved where the FIFO_LIMIT setting in the 8-lane Gen2 product
|
82 |
|
|
was not high enough and could cause throttling on the Transaction transmit
|
83 |
|
|
interface.
|
84 |
|
|
|
85 |
|
|
- Incorrect cfg_trn_pending_n functionality
|
86 |
|
|
o CR 524835
|
87 |
|
|
|
88 |
|
|
Issue resolved where the cfg_trn_pending_n output of the core was inverted.
|
89 |
|
|
|
90 |
|
|
- Implementation support for the 8-lane Gen2 product with 512 Bytes Max
|
91 |
|
|
Payload Size Configuration
|
92 |
|
|
o CR 522979
|
93 |
|
|
|
94 |
|
|
Implementation support is now available for the 8-lane Gen 2 product with
|
95 |
|
|
512 Bytes Max Payload Size Configuration
|
96 |
|
|
|
97 |
|
|
- Support for Non-default User Interface frequency when the Xilinx Development
|
98 |
|
|
Board selected is "ML 605"
|
99 |
|
|
o CR 522735
|
100 |
|
|
|
101 |
|
|
Implementation support is now available for non-default User Interface
|
102 |
|
|
frequency when the Xilinx Development Board selected is "ML 605".
|
103 |
|
|
|
104 |
|
|
- Support for Programmed Power Management (PPM) state L1 for the 8-lane Gen2
|
105 |
|
|
product
|
106 |
|
|
o CR 522902
|
107 |
|
|
|
108 |
|
|
Programmed Power Management (PPM) state L1 is now supported for the 8-lane
|
109 |
|
|
Gen2 product
|
110 |
|
|
|
111 |
|
|
- trn_reof_n assertion without a trn_rsof_n assertion on Receive Transaction
|
112 |
|
|
Interface in the 8-lane Gen2 product, when receiving back-to-back
|
113 |
|
|
Transactions.
|
114 |
|
|
o CR 522593
|
115 |
|
|
|
116 |
|
|
Issue resolved where trn_reof_n might assert without trn_rsof_n assertion
|
117 |
|
|
if trn_rsrc_rdy_n were deasserted while a packet was being written into
|
118 |
|
|
the internal FIFO.
|
119 |
|
|
|
120 |
|
|
- Requirement added for trn_tsrc_dsc_n assertion to be accompanied by
|
121 |
|
|
trn_teof_n assertion in the 8-lane Gen2 product
|
122 |
|
|
o CR 525136
|
123 |
|
|
|
124 |
|
|
The 8-lane Gen2 product now requires trn_tsrc_dsc_n assertion to be
|
125 |
|
|
accompanied by trn_teof_n assertion.
|
126 |
|
|
|
127 |
|
|
- Transmit Transaction interface lock-up in the 8-lane Gen2 product.
|
128 |
|
|
o CR 525691
|
129 |
|
|
|
130 |
|
|
Issue resolved where the Transmit Transaction interface locks up on an
|
131 |
|
|
assertion of trn_teof_n, which is not qualified by trn_tsrc_rdy_n, in the
|
132 |
|
|
8-lane Gen2 product.
|
133 |
|
|
|
134 |
|
|
4. KNOWN ISSUES
|
135 |
|
|
|
136 |
|
|
The following are known issues for v1.3 of this core at time of release:
|
137 |
|
|
|
138 |
|
|
- Virtex-6 solutions are pending hardware validation.
|
139 |
|
|
|
140 |
|
|
- trn_rnp_ok_n not supported in the 8-lane Gen2 Integrated Block
|
141 |
|
|
o CR 518631
|
142 |
|
|
|
143 |
|
|
Use of trn_rnp_ok_n is not supported in the 8-lane Gen 2 Integrated Block
|
144 |
|
|
for PCI Express product.
|
145 |
|
|
|
146 |
|
|
Workaround : None
|
147 |
|
|
|
148 |
|
|
- Gen2 operation only supported with 250 MHz Reference Clock.
|
149 |
|
|
o CR 522983
|
150 |
|
|
|
151 |
|
|
Gen 2 operation is only supported with 250 MHz Reference Clock.
|
152 |
|
|
|
153 |
|
|
Workaround : Use an external PLL to convert 100 MHz clock to 250 MHz.
|
154 |
|
|
Contact Xilinx Support.
|
155 |
|
|
|
156 |
|
|
- VHDL example design / testbench not supported.
|
157 |
|
|
o CR 510476
|
158 |
|
|
|
159 |
|
|
VHDL example design and testbench are not supported in the 11.2 release
|
160 |
|
|
|
161 |
|
|
Workaround : None. Planned release in 11.4.
|
162 |
|
|
|
163 |
|
|
The most recent information, including known issues, workarounds, and
|
164 |
|
|
resolutions for this version is provided in the IP Release Notes Guide located at
|
165 |
|
|
|
166 |
|
|
http://www.xilinx.com/support/documentation/user_guides/xtp025.pdf
|
167 |
|
|
|
168 |
|
|
5. TECHNICAL SUPPORT
|
169 |
|
|
|
170 |
|
|
To obtain technical support, create a WebCase at www.xilinx.com/support.
|
171 |
|
|
Questions are routed to a team with expertise using this product.
|
172 |
|
|
|
173 |
|
|
Xilinx provides technical support for use of this product when used
|
174 |
|
|
according to the guidelines described in the core documentation, and
|
175 |
|
|
cannot guarantee timing, functionality, or support of this product for
|
176 |
|
|
designs that do not follow specified guidelines.
|
177 |
|
|
|
178 |
|
|
|
179 |
|
|
6. OTHER INFORMATION
|
180 |
|
|
|
181 |
|
|
In this release, the only supported synthesis tool is XST.
|
182 |
|
|
Additionally, only Verilog simulation and example design files are provided.
|
183 |
|
|
|
184 |
|
|
7. CORE RELEASE HISTORY
|
185 |
|
|
|
186 |
|
|
Date By Version Description
|
187 |
|
|
================================================================================
|
188 |
|
|
09/16/2009 Xilinx, Inc. 1.3 11.3 support
|
189 |
|
|
06/24/2009 Xilinx, Inc. 1.2 11.2 support
|
190 |
|
|
04/24/2009 Xilinx, Inc. 1.1 Initial release (BETA)
|
191 |
|
|
================================================================================
|
192 |
|
|
|
193 |
|
|
8. Legal Disclaimer
|
194 |
|
|
|
195 |
|
|
(c) Copyright 2009 Xilinx, Inc. All rights reserved.
|
196 |
|
|
|
197 |
|
|
This file contains confidential and proprietary information
|
198 |
|
|
of Xilinx, Inc. and is protected under U.S. and
|
199 |
|
|
international copyright and other intellectual property
|
200 |
|
|
laws.
|
201 |
|
|
--
|
202 |
|
|
DISCLAIMER
|
203 |
|
|
This disclaimer is not a license and does not grant any
|
204 |
|
|
rights to the materials distributed herewith. Except as
|
205 |
|
|
otherwise provided in a valid license issued to you by
|
206 |
|
|
Xilinx, and to the maximum extent permitted by applicable
|
207 |
|
|
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
|
208 |
|
|
WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
|
209 |
|
|
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
|
210 |
|
|
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
|
211 |
|
|
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
|
212 |
|
|
(2) Xilinx shall not be liable (whether in contract or tort,
|
213 |
|
|
including negligence, or under any other theory of
|
214 |
|
|
liability) for any loss or damage of any kind or nature
|
215 |
|
|
related to, arising under or in connection with these
|
216 |
|
|
materials, including for any direct, or any indirect,
|
217 |
|
|
special, incidental, or consequential loss or damage
|
218 |
|
|
(including loss of data, profits, goodwill, or any type of
|
219 |
|
|
loss or damage suffered as a result of any action brought
|
220 |
|
|
by a third party) even if such damage or loss was
|
221 |
|
|
reasonably foreseeable or Xilinx had been advised of the
|
222 |
|
|
possibility of the same.
|
223 |
|
|
--
|
224 |
|
|
CRITICAL APPLICATIONS
|
225 |
|
|
Xilinx products are not designed or intended to be fail-
|
226 |
|
|
safe, or for use in any application requiring fail-safe
|
227 |
|
|
performance, such as life-support or safety devices or
|
228 |
|
|
systems, Class III medical devices, nuclear facilities,
|
229 |
|
|
applications related to the deployment of airbags, or any
|
230 |
|
|
other applications that could lead to death, personal
|
231 |
|
|
injury, or severe property or environmental damage
|
232 |
|
|
individually and collectively, "Critical
|
233 |
|
|
Applications"). Customer assumes the sole risk and
|
234 |
|
|
liability of any use of Xilinx products in Critical
|
235 |
|
|
Applications, subject only to applicable laws and
|
236 |
|
|
regulations governing limitations on product liability.
|
237 |
|
|
--
|
238 |
|
|
THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
|
239 |
|
|
PART OF THIS FILE AT ALL TIMES.
|